| 1996 | ||
|---|---|---|
| j2 | Edward P. Hsieh, Michael D. O'Neill: Preface. IBM Journal of Research and Development 40(4): 376 (1996) | |
| j1 | John Y. Sayah, Rajesh Gupta, Deepak D. Sherlekar, Philip S. Honsinger, Jitendra M. Apte, S. Wayne Bollinger, Hai Hsia Chen, Sumit DasGupta, Edward P. Hsieh, Andrew D. Huber, Edward J. Hughes, Zahi M. Kurzum, Vasant B. Rao, Thepthai Tabtieng, Vigen Valijan, David Y. Yang: Design planning for high-performance ASICs. IBM Journal of Research and Development 40(4): 431-452 (1996) | |
Data released under the ODC-BY 1.0 license — See also our legal information page