Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Ahmed Hemani
2010 – today
- 2013
[c54]Syed M. A. H. Jafri, Ozan Bag, Ahmed Hemani, Nasim Farahini, Kolin Paul, Juha Plosila, Hannu Tenhunen: Energy-aware coarse-grained reconfigurable architectures using dynamically reconfigurable isolation cells. ISQED 2013: 104-111- 2012
[j10]Jamshaid Sarwar Malik, Paolo Palazzari, Ahmed Hemani: Effort, resources, and abstraction vs performance in high-level synthesis: finding new answers to an old question. SIGARCH Computer Architecture News 40(5): 64-69 (2012)
[c53]Syed M. A. H. Jafri, Liang Guang, Ahmed Hemani, Kolin Paul, Juha Plosila, Hannu Tenhunen: Energy-Aware Fault-Tolerant Network-on-Chips for Addressing Multiple Traffic Classes. DSD 2012: 242-249
[c52]Muhammad Ali Shami, Ahmed Hemani: Classification of Massively Parallel Computer Architectures. IPDPS Workshops 2012: 344-351
[c51]Pei Liu, Ahmed Hemani, Kolin Paul: Improved Bioinformatics Processing Unit for Multiple Applications. IPDPS Workshops 2012: 390-396
[c50]Syed M. A. H. Jafri, Liang Guang, Axel Jantsch, Kolin Paul, Ahmed Hemani, Hannu Tenhunen: Self-adaptive Noc Power Management with Dual-level Agents - Architecture and Implementation. PECCS 2012: 450-458
[c49]Omer Malik, Ahmed Hemani: A pragma based approach for mapping MATLAB applications on a coarse grained reconfigurable architecture. SBCCI 2012: 1-6
[c48]Jean-Michel Chabloz, Ahmed Hemani: Low-Latency No-Handshake GALS Interfaces for Fast-Receiver Links. VLSI Design 2012: 191-196- 2011
[j9]Haider Abbas, Christer Magnusson, Louise Yngström, Ahmed Hemani: Addressing Dynamic Issues in Information Security Management. Inf. Manag. Comput. Security 19(1): 5-24 (2011)
[c47]Muhammad Ali Shami, Ahmed Hemani: Address generation scheme for a coarse grain reconfigurable architecture. ASAP 2011: 17-24
[c46]Sandro Penolazzi, Ingo Sander, Ahmed Hemani: Predicting bus contention effects on energy and performance in multi-processor SoCs. DATE 2011: 1196-1199
[c45]Fahimeh Jafari, Shuo Li, Ahmed Hemani: Optimal Selection of Function Implementation in a Hierarchical Configware Synthesis Method for a Coarse Grain Reconfigurable Architecture. DSD 2011: 73-80
[c44]Jean-Michel Chabloz, Ahmed Hemani: Low-Latency and Low-Overhead Mesochronous and Plesiochronous Synchronizers. DSD 2011: 157-164
[c43]Syed M. A. H. Jafri, Ahmed Hemani, Kolin Paul, Juha Plosila, Hannu Tenhunen: Compact generic intermediate representation (CGIR) to enable late binding in coarse grained reconfigurable architectures. FPT 2011: 1-6
[c42]Jean-Michel Chabloz, Ahmed Hemani: A GALS Network-on-Chip based on rationally-related frequencies. ICCD 2011: 12-18
[c41]Syed M. A. H. Jafri, Ahmed Hemani, Kolin Paul, Juha Plosila, Hannu Tenhunen: Compression Based Efficient and Agile Configuration Mechanism for Coarse Grained Reconfigurable Architectures. IPDPS Workshops 2011: 290-293
[c40]Pei Liu, Fatemeh O. Ebrahim, Ahmed Hemani, Kolin Paul: A Coarse-Grained Reconfigurable Processor for Sequencing and Phylogenetic Algorithms in Bioinformatics. ReConFig 2011: 190-197
[c39]Jamshaid Sarwar Malik, Jameel Nawaz Malik, Ahmed Hemani, N. D. Gohar: Generating high tail accuracy Gaussian Random Numbers in hardware using central limit theorem. VLSI-SoC 2011: 60-65
[c38]Omer Malik, Ahmed Hemani, Muhammad Ali Shami: A Library Development Framework for a Coarse Grain Reconfigurable Architecture. VLSI Design 2011: 153-158
[c37]Pei Liu, Ahmed Hemani, Kolin Paul: A Reconfigurable Processor for Phylogenetic Inference. VLSI Design 2011: 226-231
[c36]Muhammad Adeel Tajammul, Muhammad Ali Shami, Ahmed Hemani, Sridharan Moorthi: NoC Based Distributed Partitionable Memory System for a Coarse Grain Reconfigurable Architecture. VLSI Design 2011: 232-237- 2010
[c35]Sandro Penolazzi, Ingo Sander, Ahmed Hemani: Predicting energy and performance overhead of Real-Time Operating Systems. DATE 2010: 15-20
[c34]Jean-Michel Chabloz, Ahmed Hemani: Lowering the latency of interfaces for rationally-related frequencies. ICCD 2010: 23-30
[c33]Jean-Michel Chabloz, Ahmed Hemani: Distributed DVFS using rationally-related frequencies and discrete voltage levels. ISLPED 2010: 247-252
[c32]Jamshaid Sarwar Malik, Ben Slimane, Ahmed Hemani, N. D. Gohar: Improving performance of fading channel simulators by use of uniformly distributed random numbers. ISSPIT 2010: 91-96
[c31]Bernard Candaele, Sylvain Aguirre, Michel Sarlotte, Iraklis Anagnostopoulos, Sotirios Xydis, Alexandros Bartzas, Dimitris Bekiaris, Dimitrios Soudris, Zhonghai Lu, Xiaowen Chen, Jean-Michel Chabloz, Ahmed Hemani, Axel Jantsch, Geert Vanmeerbeeck, Jari Kreku, Kari Tiensyrjä, Fragkiskos Ieromnimon, Dimitrios Kritharidis, Andreas Wiefrink, Bart Vanthournout, Philippe Martin: Mapping Optimisation for Scalable Multi-core ARchiTecture: The MOSART Approach. ISVLSI 2010: 518-523
[c30]
[c29]
[c28]Sandro Penolazzi, Ingo Sander, Ahmed Hemani: Inferring Energy and Performance Cost of RTOS in Priority-Driven Scheduling. SIES 2010: 1-8
2000 – 2009
- 2009
[j8]Sandro Penolazzi, Ahmed Hemani, Luca Bolognino: A General Approach to High-Level Energy and Performance Estimation in System-on-Chip Architectures. J. Low Power Electronics 5(3): 373-384 (2009)
[c27]Sandro Penolazzi, Luca Bolognino, Ahmed Hemani: Energy and Performance Model of a SPARC Leon3 Processor. DSD 2009: 651-656
[c26]Jean-Michel Chabloz, Ahmed Hemani: A flexible communication scheme for rationally-related clock frequencies. ICCD 2009: 109-116
[c25]Haider Abbas, Louise Yngström, Ahmed Hemani: Adaptability infrastructure for bridging IT security evaluation and options theory. SIN 2009: 39-45
[c24]Muhammad Ali Shami, Ahmed Hemani: Morphable DPU: Smart and efficient data path for signal processing applications. SiPS 2009: 167-172
[c23]Sandro Penolazzi, Ahmed Hemani, Luca Bolognino: A General Approach to High-Level Energy and Performance Estimation in SoCs. VLSI Design 2009: 200-205- 2002
[j7]Chantal Ykman-Couvreur, J. Lambrecht, Diederik Verkest, Francky Catthoor, Bengt Svantesson, Ahmed Hemani, F. Wolf: Dynamic memory management methodology applied to embedded telecom network systems. IEEE Trans. VLSI Syst. 10(5): 650-667 (2002)
[c22]Shashi Kumar, Axel Jantsch, Mikael Millberg, Johnny Öberg, Juha-Pekka Soininen, Martti Forsell, Kari Tiensyrjä, Ahmed Hemani: A Network on Chip Architecture and Design Methodology. ISVLSI 2002: 117-124- 2001
[j6]Johnny Öberg, Mattias O'Nils, Axel Jantsch, Adam Postula, Ahmed Hemani: Grammar-based design of embedded systems. Journal of Systems Architecture 47(3-4): 225-240 (2001)
[j5]Peeter Ellervee, Miguel Miranda, Francky Catthoor, Ahmed Hemani: System-level data-format exploration for dynamically allocated datastructures. IEEE Trans. on CAD of Integrated Circuits and Systems 20(12): 1469-1472 (2001)
[c21]Simon Leung, Adam Postula, Ahmed Hemani: Test Strategies on Functionally Partitioned Module-Based Programmable Architecture for Base-Band Processing. DSD 2001: 326-335
[c20]Abhijit K. Deb, Ahmed Hemani, Johnny Öberg, Adam Postula, Dan Lindqvist: Hardware Software Codesign of DSP System Using Grammar Based Approach. VLSI Design 2001: 42-47- 2000
[j4]Ahmed Hemani, Abhijit K. Deb, Johnny Öberg, Adam Postula, Dan Lindqvist, Björn Fjellborg: System Level Virtual Prototyping of DSP SOCs Using Grammar Based Approach. Design Autom. for Emb. Sys. 5(3-4): 295-311 (2000)
[j3]Axel Jantsch, Shashi Kumar, Ahmed Hemani: A Metamodel for Studying Concepts in Electronic System Design. IEEE Design & Test of Computers 17(3): 78-85 (2000)
[j2]Johnny Öberg, Anshul Kumar, Ahmed Hemani: Grammar-based hardware synthesis from port-size independent specifications. IEEE Trans. VLSI Syst. 8(2): 184-194 (2000)
[c19]Peeter Ellervee, Miguel Miranda, Francky Catthoor, Ahmed Hemani: System-level data format exploration for dynamically allocated data structures. DAC 2000: 556-559
[c18]Simon Leung, Adam Postula, Ahmed Hemani: Development of Programmable Architecture for Base-Band Processing. EUROMICRO 2000: 1362-1367
[c17]Simon Leung, Adam Postula, Ahmed Hemani: Reconfigurable Architecture for Base-band Data Processing. PDPTA 2000
1990 – 1999
- 1999
[c16]Ahmed Hemani, Thomas Meincke, Shashi Kumar, Adam Postula, Thomas Olsson, Peter Nilsson, Johnny Öberg, Peeter Ellervee, Dan Lundqvist: Lowering Power Consumption in Clock by Using Globally Asynchronous Locally Synchronous Design Style. DAC 1999: 873-878
[c15]Axel Jantsch, Shashi Kumar, Ahmed Hemani: The Rugby Model: A Conceptual Frame for the Study of Modelling, Analysis and Synthesis Concepts of Electronic Systems. DATE 1999: 256-262
[c14]Peeter Ellervee, Ahmed Hemani, Miguel Miranda, Francky Catthoor: Exploiting Data Transfer Locality in Memory Mapping. EUROMICRO 1999: 1014-1021
[c13]Thomas Meincke, Ahmed Hemani, Shashi Kumar, Peeter Ellervee, Johnny Öberg, Thomas Olsson, Peter Nilsson, Dan Lindqvist, Hannu Tenhunen: Globally asynchronous locally synchronous architecture for large high-performance ASICs. ISCAS (2) 1999: 512-515
[c12]Ahmed Hemani, Johnny Öberg, Abhijit K. Deb, Dan Lindqvist, Björn Fjellborg: System Level Virtual Prototyping of DSP ASICs Using Grammar Based Approach. IEEE International Workshop on Rapid System Prototyping 1999: 166-171- 1998
[c11]Johnny Öberg, Ahmed Hemani, Anshul Kumar: Scheduling of Outputs in Grammar-based Hardware Synthesis of Data Communication Protocols. DATE 1998: 596-603
[c10]Johnny Öberg, Anshul Kumar, Ahmed Hemani: Specification of Exception Handling in Grammar-Based Hardware Synthesis. EUROMICRO 1998: 10038-10041
[c9]Bengt Svantesson, Shashi Kumar, Ahmed Hemani: A Methodology and Algorithms for Efficient Interprocess Communication Synthesis from System Description in SDL. VLSI Design 1998: 78-84- 1996
[c8]Kalle Tammemäe, Mattias O'Nils, Ahmed Hemani: Flexible Codesign Target Architecture for Early Prototyping of CMIST Systems. FPL 1996: 193-199
[c7]Johnny Öberg, Anshul Kumar, Ahmed Hemani: Grammar-Based Hardware Synthesis of Data Communication Protocols. ISSS 1996: 14-19
[c6]Bengt Svantesson, Ahmed Hemani, Peeter Ellervee, Adam Postula, Johnny Öberg, Axel Jantsch, Hannu Tenhunen: A Novell Allocation Strategy for Control and Memory Intensive Telecommunication Circiuts. VLSI Design 1996: 23-28
[c5]Johnny Öberg, Jouni Isoaho, Peeter Ellervee, Axel Jantsch, Ahmed Hemani: A Rule-Based Approach for Improving Allocation of Filter Structures in HLS. VLSI Design 1996: 133-139- 1994
[c4]Axel Jantsch, Peeter Ellervee, Ahmed Hemani, Johnny Öberg, Hannu Tenhunen: Hardware/software partitioning and minimizing memory interface traffic. EURO-DAC 1994: 226-231
[c3]Ahmed Hemani, Börje Karlsson, Mats Fredriksson, Kurt Nordqvist, Björn Fjellborg: Application of High-Level Synthesis in an Industrial Project. VLSI Design 1994: 5-10- 1993
[c2]- 1990
[j1]Ahmed Hemani, Adam Postula: Cell placement by self-organisation. Neural Networks 3(4): 377-383 (1990)
[c1]Ahmed Hemani, Adam Postula: A neural net based self organising scheduling algorithm. EURO-DAC 1990: 136-140
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2013-06-12 20:38 CEST by the dblp team



