Khaled R. Heloue Coauthor index pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Other views: by type - by year (modern) - classic-C
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo
DBLP keys2012
j3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Khaled R. Heloue, Sari Onaissi, Farid N. Najm: Efficient Block-Based Parameterized Timing Analysis Covering All Potentially Critical Paths. IEEE Trans. on CAD of Integrated Circuits and Systems 31(4): 472-484 (2012)
2009
j2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Khaled R. Heloue, Navid Azizi, Farid N. Najm: Full-Chip Model for Leakage-Current Estimation Considering Within-Die Correlation. IEEE Trans. on CAD of Integrated Circuits and Systems 28(6): 874-887 (2009)
c7Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Sari Onaissi, Khaled R. Heloue, Farid N. Najm: Clock skew optimization via wiresizing for timing sign-off covering all process corners. DAC 2009: 196-201
c6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Khaled R. Heloue, Chandramouli V. Kashyap, Farid N. Najm: Quantifying robustness metrics in parameterized static timing analysis. ICCAD 2009: 209-216
c5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Sari Onaissi, Khaled R. Heloue, Farid N. Najm: PSTA-based branch and bound approach to the silicon speedpath isolation problem. ICCAD 2009: 217-224
2008
j1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Khaled R. Heloue, Farid N. Najm: Early Analysis and Budgeting of Margins and Corners Using Two-Sided Analytical Yield Models. IEEE Trans. on CAD of Integrated Circuits and Systems 27(10): 1826-1839 (2008)
c4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Khaled R. Heloue, Farid N. Najm: Parameterized timing analysis with general delay models and arbitrary variation sources. DAC 2008: 403-408
c3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Khaled R. Heloue, Sari Onaissi, Farid N. Najm: Efficient block-based parameterized timing analysis covering all potentially critical paths. ICCAD 2008: 173-180
2007
c2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Khaled R. Heloue, Navid Azizi, Farid N. Najm: Modeling and Estimation of Full-Chip Leakage Current Considering Within-Die Correlation. DAC 2007: 93-98
2005
c1no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XML
Khaled R. Heloue, Farid N. Najm: Statistical timing analysis with two-sided constraints. ICCAD 2005: 829-836

Coauthor Index

1Navid Azizi
[j2] [c2]
2Chandramouli V. Kashyap
[c6]
3Farid N. Najm
[j3] [j2] [c7] [c6] [c5] [j1] [c4] [c3] [c2] [c1]
4Sari Onaissi
[j3] [c7] [c5] [c3]
Last update Sun May 26 03:52:45 2013 CET by the DBLP TeamThis material is Open Data Data released under the ODC-BY 1.0 license — See also our legal information page