| 2011 | ||
|---|---|---|
| c5 | Johannes Loinig, Christian Steger, Reinhold Weiss, Ernst Haselsteiner: Idea: Simulation Based Security Requirement Verification for Transaction Level Models. ESSoS 2011: 264-271 | |
| 2010 | ||
| c4 | Johannes Loinig, Christian Steger, Reinhold Weiss, Ernst Haselsteiner: Fast simulation based testing of anti-tearing mechanisms for small embedded systems. European Test Symposium 2010: 242 | |
| c3 | Johannes Loinig, Christian Steger, Reinhold Weiss, Ernst Haselsteiner: Towards formal system-level verification of security requirements during hardware/software codesign. SoCC 2010: 388-391 | |
| c2 | Johannes Loinig, Christian Steger, Reinhold Weiss, Ernst Haselsteiner: Identification and Verification of Security Relevant Functions in Embedded Systems Based on Source Code Annotations and Assertions. WISTP 2010: 316-323 | |
| 2009 | ||
| c1 | Johannes Loinig, Christian Steger, Reinhold Weiss, Ernst Haselsteiner: Java Card Performance Optimization of Secure Transaction Atomicity Based on Increasing the Class Field Locality. SSIRI 2009: 342-347 | |
| 1 | Johannes Loinig | |
| 2 | Christian Steger | |
| 3 | Reinhold Weiss (Reinhold Weiß) |
Data released under the ODC-BY 1.0 license — See also our legal information page