Václav Dvorák

Vaclav Dvorak

List of publications from the DBLP Bibliography Server - FAQ
Other views: by type - by year (modern) - classic-C

Ask others: ACM DL/Guide -

- CSB - MetaPress - Google - Bing - Yahoo

	2011
c22		Václav Dvorák, Petr Mikusek: On the Cascade Implementation of Multiple-Output Sparse Logic Functions. DSD 2011: 21-28
	2010
j8		Václav Dvorák, Petr Mikusek: Design of Arbiters and Allocators Based on Multi-Terminal BDDs. J. UCS 16(14): 1826-1852 (2010)
c21		Jirí Jaros, Vaclav Dvorak: Evolutionary-based conflict-free scheduling of collective communications on spidergon NoCs. GECCO 2010: 1171-1178
c20		Václav Dvorák: Multi-Terminal BDDs in Microprocessor-based Control. ICINCO (3) 2010: 140-145
	2009
c19		Petr Mikusek, Václav Dvorák: Heuristic Synthesis of Multi-Terminal BDDs Based on Local Width/Cost Minimization. DSD 2009: 605-608
	2008
c18		Petr Mikusek, Vaclav Dvorak: On Lookup Table Cascade-Based Realizations of Arbiters. DSD 2008: 795-802
c17		Jirí Jaros, Vaclav Dvorak: An evolutionary design technique for collective communications on optimal diameter-degree networks. GECCO 2008: 1539-1546
c16		Vaclav Dvorak: Communication Performance of Mesh- and Ring-Based NoCs. ICN 2008: 156-161
c15		Václav Dvorák: Embedded Firmware Development with Multi-way Branching. ICONS 2008: 317-322
	2007
j7		Vaclav Dvorak: Efficient Evaluation of Multiple-Output Boolean Functions in Embedded Software or Firmware. JSW 2(5): 52-63 (2007)
c14		Vaclav Dvorak: Time- and Space-Efficient Evaluation of Sparse Boolean Functions in Embedded Software. ECBS 2007: 178-185
c13		Jirí Jaros, Milos Ohlídal, Vaclav Dvorak: An evolutionary approach to collective communication scheduling. GECCO 2007: 2037-2044
c12		Vaclav Dvorak, Jirí Jaros, Milos Ohlídal: Optimum Topology-Aware Scheduling of Many-to-Many Collective Communications. ICN 2007: 61
c11		Václav Dvorák: Implementation of Combinational and Sequential Functions in Embedded Firmware. IPC 2007: 80-85
	2006
c10		Jirí Jaros, Václav Dvorák: Evolutionary Design of OAB and AAB Communication Schedules for Networking Systems on Chips. DDECS 2006: 222-223
c9		Milos Ohlídal, Jirí Jaros, Josef Schwarz, Václav Dvorák: Evolutionary Design of OAB and AAB Communication Schedules for Interconnection Networks. EvoWorkshops 2006: 267-278
c8		Milos Ohlídal, Jirí Jaros, Vaclav Dvorak: Performance of Collective Communications on Interconnection Networks with Fat nodes and Edges. ICN/ICONS/MCL 2006: 32
c7		Jirí Jaros, Milos Ohlídal, Václav Dvorák: Complexity of Collective Communications on NoCs. PARELEC 2006: 127-133
	2005
j6		Vladimír Kutálek, Václav Dvorák: On Complexity of Collective Communications on a Fat Cube Topology. J. UCS 11(6): 944-961 (2005)
c6		Jirí Jaros, Milos Ohlídal, Václav Dvorák: Evolutionary Design of Group Communication Schedules for Interconnection Networks. ISCIS 2005: 472-481
c5		Vaclav Dvorak: Scheduling Collective Communications on Wormhole Fat Cubes. SBAC-PAD 2005: 27-34
	2003
c4		Václav Dvorák, Vladimír Kutálek: A Methodology for Designing Communication Architectures for Multiprocessor SoCs. DSD 2003: 455-458
	2002
c3		Vaclav Dvorak: Simulation and Prototyping in Teaching Parallel Architectures, Algorithms and Programming Models. PDPTA 2002: 934-942
	2000
j5		Vaclav Dvorak: J.UCS Special Issue on Formal Specifications of Computer-Based Systems. J. UCS 6(11): 1052-1053 (2000)
c2		Vaclav Dvorak, Rudolf Cejka: A Choice of SM/DM Parallel ANN Implementation for Embedded Applications. ECBS 2000: 18-
	1997
j4		Vaclav Dvorak: Bounds on Size of Decision Diagrams. J. UCS 3(1): 2-22 (1997)
	1995
j3		Václav Dvorák, Jaroslav Sustr: A Synthesis of Sub-Optimal Decision Programs. Computers and Artificial Intelligence 14(1) (1995)
	1993
j2		Vaclav Dvorak: Neural networks and fuzzy systems : B Kosko Prentice-Hall. Knowl.-Based Syst. 6(3): 179 (1993)
	1987
j1		Vaclav Dvorak: Design and Microprogramming of Bit-sequential Processors for Parallel Systems. Elektronische Informationsverarbeitung und Kybernetik 23(12): 587-597 (1987)
	1983
c1		Vaclav Dvorak, Imrich Rukovansky: Efficient Implementation of Logic Control Algorithms on Microprocessors. IFIP Congress 1983: 573-578

Coauthor Index

1	Rudolf Cejka	[c2]
2	Jirí Jaros	[c21] [c17] [c13] [c12] [c10] [c9] [c8] [c7] [c6]
3	Vladimír Kutálek	[j6] [c4]
4	Petr Mikusek	[c22] [j8] [c19] [c18]
5	Milos Ohlídal	[c13] [c12] [c9] [c8] [c7] [c6]
6	Imrich Rukovansky	[c1]
7	Josef Schwarz	[c9]
8	Jaroslav Sustr	[j3]

Last update Fri May 24 13:21:37 2013 CET by the DBLP Team —

Data released under the ODC-BY 1.0 license — See also our legal information page