Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Katherine Compton
2010 – today
- 2013
[j10]Amin Farmahini Farahani, Henry J. Duwe III, Michael J. Schulte, Katherine Compton: Modular Design of High-Throughput, Low-Latency Sorting Units. IEEE Trans. Computers 62(7): 1389-1402 (2013)- 2012
[j9]Neil Hockert, Katherine Compton: Improving Floating-Point Performance in Less Area: Fractured Floating Point Units (FFPUs). Signal Processing Systems 67(1): 31-46 (2012)
[c36]Jacob Adriaens, Katherine Compton, Nam Sung Kim, Michael J. Schulte: The case for GPGPU spatial multitasking. HPCA 2012: 79-90
[e3]Katherine Compton, Brad L. Hutchings (Eds.): Proceedings of the ACM/SIGDA 20th International Symposium on Field Programmable Gate Arrays, FPGA 2012, Monterey, California, USA, February 22-24, 2012. ACM 2012, ISBN 978-1-4503-1155-7- 2011
[j8]Samuel Tsen, Sonia Gonzalez-Navarro, Michael J. Schulte, Katherine Compton: Hardware Designs for Binary Integer Decimal-Based Rounding. IEEE Trans. Computers 60(5): 614-627 (2011)
[j7]Kyle Rupnow, Keith D. Underwood, Katherine Compton: Scientific Application Demands on a Reconfigurable Functional Unit Interface. TRETS 4(2): 19 (2011)
[c35]Jungseob Lee, Vijay Sathisha, Michael J. Schulte, Katherine Compton, Nam Sung Kim: Improving Throughput of Power-Constrained GPUs Using Dynamic Voltage/Frequency and Core Scaling. PACT 2011: 111-120
[c34]Philip Garcia, Katherine Compton: A scalable memory interface for multicore reconfigurable computing systems. FPT 2011: 1-8
[c33]Hsiang-Kuo Tang, Parmesh Ramanathan, Katherine Compton: Combining Hard Periodic and Soft Aperiodic Real-Time Task Scheduling on Heterogeneous Compute Resources. ICPP 2011: 753-762
[c32]Amin Farmahini Farahani, Anthony E. Gregerson, Michael J. Schulte, Katherine Compton: Modular high-throughput and low-latency sorting units for FPGAs in the Large Hadron Collider. SASP 2011: 38-45
[e2]John Wawrzynek, Katherine Compton (Eds.): Proceedings of the ACM/SIGDA 19th International Symposium on Field Programmable Gate Arrays, FPGA 2011, Monterey, California, USA, February 27, March 1, 2011. ACM 2011, ISBN 978-1-4503-0554-9- 2010
[c31]Shreesha Srinath, Katherine Compton: Automatic generation of high-performance multipliers for FPGAs with asymmetric multiplier blocks. FPGA 2010: 51-58
[c30]Kyle Rupnow, Jacob Adriaens, Wenyin Fu, Katherine Compton: Accurately evaluating application performance in simulated hybrid multi-tasking systems. FPGA 2010: 135-144
[c29]Philip Garcia, Kyle Rupnow, Katherine Compton: A Reconfigurable Computing Scheduler Optimized for Multicore Systems. FPL 2010: 107-112
[c28]Daniel W. Chang, Christipher D. Jenkins, Philip C. Garcia, Syed Zohaib Gilani, Paula Aguilera, Aishwarya Nagarajan, Michael J. Anderson, Matthew A. Kenny, Sean M. Bauer, Michael J. Schulte, Katherine Compton: ERCBench: An Open-Source Benchmark Suite for Embedded and Reconfigurable Computing. FPL 2010: 408-413
[c27]Hsiang-Kuo Tang, Kyle Rupnow, Parmesh Ramanathan, Katherine Compton: Dynamic Binding and Scheduling of Firm-Deadline Tasks on Heterogeneous Compute Resources. RTCSA 2010: 275-280
2000 – 2009
- 2009
[j6]Katherine Compton, Roger Woods, Christos-Savvas Bouganis, Pedro C. Diniz: Introduction to the Special Issue ARC'08. TRETS 2(4) (2009)
[c26]Charles Tsen, Sonia Gonzalez-Navarro, Michael J. Schulte, Brian J. Hickmann, Katherine Compton: A Combined Decimal and Binary Floating-Point Multiplier. ASAP 2009: 8-15
[c25]Anthony E. Gregerson, Amin Farmahini Farahani, Ben Buchli, Steve Naumov, Michail Bachtis, Katherine Compton, Michael J. Schulte, Wesley H. Smith, Sridhara Dasu: FPGA Design Analysis of the Clustering Algorithm for the CERN Large Hadron Collider. FCCM 2009: 19-26
[c24]Kyle Rupnow, Wenyin Fu, Katherine Compton: Block, Drop or Roll(back): Alternative Preemption Methods for RH Multi-Tasking. FCCM 2009: 63-70
[c23]Philip Garcia, Katherine Compton: Shared Memory Cache Organizations for Reconfigurable Computing Systems. FCCM 2009: 239-242
[c22]Kyle Rupnow, Jacob Adriaens, Wenyin Fu, Katherine Compton: Performance metrics for hybrid multi-tasking systems. FPL 2009: 547-550
[c21]Neil Hockert, Katherine Compton: FFPU: Fractured floating point unit for FPGA soft processors. FPT 2009: 143-150
[c20]Michael J. Anderson, Chuck Tsen, Liang-Kai Wang, Katherine Compton, Michael J. Schulte: Performance analysis of decimal floating-point libraries and its impact on decimal hardware and software solutions. ICCD 2009: 465-471- 2008
[j5]Katherine Compton, Scott Hauck: Automatic Design of Reconfigurable Domain-Specific Flexible Cores. IEEE Trans. VLSI Syst. 16(5): 493-503 (2008)
[c19]
[c18]
[c17]Philip Garcia, Katherine Compton: Kernel sharing on reconfigurable multiprocessor systems. FPT 2008: 225-232
[c16]
[e1]Roger F. Woods, Katherine Compton, Christos-Savvas Bouganis, Pedro C. Diniz (Eds.): Reconfigurable Computing: Architectures, Tools and Applications, 4th International Workshop, ARC 2008, London, UK, March 26-28, 2008. Proceedings. Lecture Notes in Computer Science 4943, Springer 2008, ISBN 978-3-540-78609-2- 2007
[j4]Katherine Compton, Scott Hauck: Automatic Design of Area-Efficient Configurable ASIC Cores. IEEE Trans. Computers 56(5): 662-672 (2007)
[c15]Philip Garcia, Katherine Compton: A Reconfigurable Hardware Interface for a Modern Computing System. FCCM 2007: 73-84
[c14]Kyle Rupnow, Keith D. Underwood, Katherine Compton: Scientific Application Acceleration with Reconfigurable Functional Units. FCCM 2007: 261-274
[c13]Jonathan Evans, Kyle Rupnow, Katherine Compton: Reconfigurable Functional Units for Scientific Superscalar Processors. FPT 2007: 73-80- 2006
[j3]Philip Garcia, Katherine Compton, Michael J. Schulte, Emily R. Blem, Wenyin Fu: An Overview of Reconfigurable Hardware in Embedded Systems. EURASIP J. Emb. Sys. 2006 (2006)
[c12]
[c11]Kyle Rupnow, Arun Rodrigues, Keith D. Underwood, Katherine Compton: Scientific applications vs. SPEC-FP: a comparison of program behavior. ICS 2006: 66-74- 2005
[c10]
[c9]- 2004
[c8]Akshay Sharma, Katherine Compton, Carl Ebeling, Scott Hauck: Exploration of pipelined FPGA interconnect structures. FPGA 2004: 13-22
[c7]Katherine Compton, Scott Hauck: Flexibility measurement of domain-specific reconfigurable hardware. FPGA 2004: 155-161- 2003
[c6]Katherine Compton, Scott Hauck: Track placement: orchestrating routing structures to maximize routability. FPGA 2003: 241
[c5]Katherine Compton, Scott Hauck: Track Placement: Orchestrating Routing Structures to Maximize Routability. FPL 2003: 121-130- 2002
[j2]Katherine Compton, Scott Hauck: Reconfigurable computing: a survey of systems and software. ACM Comput. Surv. 34(2): 171-210 (2002)
[j1]Katherine Compton, Zhiyuan Li, James Cooley, Stephen Knol, Scott Hauck: Configuration relocation and defragmentation for run-time reconfigurable computing. IEEE Trans. VLSI Syst. 10(3): 209-220 (2002)
[c4]Katherine Compton, Akshay Sharma, Shawn Phillips, Scott Hauck: Flexible Routing Architecture Generation for Domain-Specific Reconfigurable Subsystems. FPL 2002: 59-68- 2001
[c3]- 2000
[c2]Zhiyuan Li, Katherine Compton, Scott Hauck: Configuration Caching Management Techniques for Reconfigurable Computing. FCCM 2000: 22-38
[c1]Katherine Compton, James Cooley, Stephen Knol, Scott Hauck: Configuration Relocation and Defragmentation for Reconfigurable Computing. FCCM 2000: 279-280
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2013-06-02 03:07 CEST by the dblp team



