Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Michael Chu
2010 – today
- 2011
[j12]Jin Woo Kim, Michael Chu, Philip Jacob, Aamir Zia, Russell P. Kraft, John F. McDonald: Reconfigurable 40 GHz BiCMOS uniform delay crossbar switch for broadband and wide tuning range narrowband applications. IET Circuits, Devices & Systems 5(3): 159-169 (2011)- [j11]Alexey Gutin, Philip Jacob, Michael Chu, Paul M. Belemjian, Mitchell R. LeRoy, Russell P. Kraft, John F. McDonald: Carry Chains for Ultra High-Speed SiGe HBT Adders. IEEE Trans. on Circuits and Systems 58-I(9): 2201-2210 (2011)
- 2010
- [j10]Michael Chu, Philip Jacob, Jin Woo Kim, Mitchell R. LeRoy, Russell P. Kraft, John F. McDonald: A 40 Gs/s Time Interleaved ADC Using SiGe BiCMOS Technology. J. Solid-State Circuits 45(2): 380-390 (2010)
- [j9]Michael Chu, Philip Jacob, Jin Woo Kim, Mitchell R. LeRoy, Russell P. Kraft, John F. McDonald: Correction to "A 40 GS/s Time Interleaved ADC Using SiGe BiCMOS Technology". J. Solid-State Circuits 45(10): 2210 (2010)
- [j8]Aamir Zia, Philip Jacob, Jin Woo Kim, Michael Chu, Russell P. Kraft, John F. McDonald: A 3-D Cache With Ultra-Wide Data Bus for 3-D Processor-Memory Integration. IEEE Trans. VLSI Syst. 18(6): 967-977 (2010)
2000 – 2009
- 2009
- [j7]Amr M. Bayoumi, Michael Chu, Yasser Y. Hanafy, Patricia Harrell, Gamal Refai-Ahmed: Scientific and Engineering Computing Using ATI Stream Technology. Computing in Science and Engineering 11(6): 92-97 (2009)
- [c16]John F. McDonald, Okan Erdogan, Philip Jacob, Paul M. Belemjian, Alexey Gutin, Aamir Zia, Michael Chu, Jin Woo Kim, Ryan Clarke, Nate DeSimone, Sherry Liu, Russell P. Kraft: Thermal analysis for a SiGe HBT 40 watt 32 GHz clock 3D memory processor chip stack using diamond heat spreader layers. 3DIC 2009: 1-7
- 2007
- [j6]Young Uk Yim, Peter F. Curran, Michael Chu, John F. McDonald, Russell P. Kraft: 52 Gb/s 16: 1 transmitter in 0.13 μm SiGe BiCMOS technology. IET Circuits, Devices & Systems 1(6): 427-432 (2007)
- [j5]Chao You, Jong-Ru Guo, Russell P. Kraft, Michael Chu, Bryan S. Goda, John F. McDonald: A 12-Gb/s DEMUX Implemented With SiGe High-Speed FPGA Circuits. IEEE Trans. VLSI Syst. 15(9): 1051-1054 (2007)
- [c15]Philip Jacob, Aamir Zia, Okan Erdogan, Paul M. Belemjian, Peng Jin, Jin Woo Kim, Michael Chu, Russell P. Kraft, John F. McDonald: Amdahl's figure of merit, SiGe HBT BiCMOS, and 3D chip stacking. ICCD 2007: 202-207
- 2006
- [j4]André DeHon, Yury Markovsky, Eylon Caspi, Michael Chu, Randy Huang, Stylianos Perissakis, Laura Pozzi, Joseph Yeh, John Wawrzynek: Stream computations organized for reconfigurable execution. Microprocessors and Microsystems 30(6): 334-354 (2006)
- [c14]Sanjeev Kumar, Michael Chu, Christopher J. Hughes, Partha Kundu, Anthony D. Nguyen: Hybrid transactional memory. PPOPP 2006: 209-220
- 2005
- [j3]Jong-Ru Guo, Chao You, Kuan Zhou, Michael Chu, Peter F. Curran, Jiedong Diao, Bryan S. Goda, Russell P. Kraft, John F. McDonald: A 10 GHz 4: 1 MUX and 1: 4 DEMUX implemented by a Gigahertz SiGe FPGA for fast ADC. Integration 38(3): 525-540 (2005)
- [j2]Chao You, Jong-Ru Guo, Russell P. Kraft, Michael Chu, Peter F. Curran, Kuan Zhou, Bryan S. Goda, John F. McDonald: A 5-10GHz SiGe BiCMOS FPGA with new configurable logic block. Microprocessors and Microsystems 29(2-3): 121-131 (2005)
- [c13]Chao You, Jong-Ru Guo, Michael Chu, Russell P. Kraft, Bryan S. Goda, John F. McDonald: A 11 GHz FPGA with Test Applications. FPL 2005: 101-105
- [c12]Jong-Ru Guo, Chao You, Michael Chu, Okan Erdogan, Russell P. Kraft, John F. McDonald: A High Speed Reconfigurable Gate Array for Gigahertz Applications. ISVLSI 2005: 124-129
- 2004
- [c11]Jong-Ru Guo, Chao You, Michael Chu, Robert W. Heikaus, Kuan Zhou, Okan Erdogan, Jiedong Diao, Bryan S. Goda, Russell P. Kraft, John F. McDonald: The gigahertz FPGA: design consideration and applications. FPGA 2004: 248
- [c10]Jong-Ru Guo, Chao You, Peter F. Curran, Michael Chu, Kuan Zhou, Jiedong Diao, A. George, Russell P. Kraft, John F. McDonald: The 10GHz 4: 1 MUX and 1: 4 DEMUX implemented via the gigahertz SiGe FPGA. ACM Great Lakes Symposium on VLSI 2004: 141-144
- 2003
- [c9]Jong-Ru Guo, Chao You, Michael Chu, Kuan Zhou, Young Uk Yim, Robert W. Heikaus, Russell P. Kraft, John F. McDonald: A Novel Multi-Speed, Power Saving Architecture for SiGe HBT FPGA. Engineering of Reconfigurable Systems and Algorithms 2003: 181-187
- [c8]Kuan Zhou, Michael Chu, Chao You, Jong-Ru Guo, Channakeshav, John Mayega, John F. McDonald, Russell P. Kraft, Bryan S. Goda: A four-bit full adder implemented on fast SiGe FPGAs with novel power control scheme. FPGA 2003: 248
- [c7]Chao You, Jong-Ru Guo, Russell P. Kraft, Michael Chu, Robert W. Heikaus, Okan Erdogan, Peter F. Curran, Bryan S. Goda, Kuan Zhou, John F. McDonald: Gigahertz FPGA by SiGe BiCMOS Technology for Low Power, High Speed Computing with 3-D Memory. FPL 2003: 11-20
- [c6]Chao You, Jong-Ru Guo, Russell P. Kraft, Kuan Zhou, Michael Chu, John F. McDonald: A 5-20 GHz, low power FPGA implemented by SiGe HBT BiCMOS technology. ACM Great Lakes Symposium on VLSI 2003: 37-40
- 2002
- [c5]Yury Markovsky, Eylon Caspi, Randy Huang, Joseph Yeh, Michael Chu, John Wawrzynek, André DeHon: Analysis of quasi-static scheduling techniques in a virtualized reconfigurable machine. FPGA 2002: 196-205
- [c4]Kuan Zhou, Channakeshav, Michael Chu, Jong-Ru Guo, S.-C. Liu, Russell P. Kraft, Chao You, John F. McDonald: Gigahertz SiGe BiCMOS FPGAs with new architectures and novel power management schemes. FPT 2002: 182-188
- 2001
- [j1]Allison Woodruff, Chris Olston, Alexander Aiken, Michael Chu, Vuk Ercegovac, Mark Lin, Mybrid Spalding, Michael Stonebraker: DataSplash: A Direct Manipulation Environment for Programming Semantic Zoom Visualizations of Tabular Data. J. Vis. Lang. Comput. 12(5): 551-571 (2001)
- 2000
- [c3]Eylon Caspi, Michael Chu, Randy Huang, Joseph Yeh, John Wawrzynek, André DeHon: Stream Computations Organized for Reconfigurable Execution (SCORE). FPL 2000: 605-614
1990 – 1999
- 1998
- [c2]Michael Chu, Nicholas Weaver, Kolja Sulimma, André DeHon, John Wawrzynek: Object Oriented Circuit-Generators in Java. FCCM 1998: 158-166
- [c1]Chris Olston, Allison Woodruff, Alexander Aiken, Michael Chu, Vuk Ercegovac, Mark Lin, Mybrid Spalding, Michael Stonebraker: DataSplash. SIGMOD Conference 1998: 550-552
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2013-04-20 00:47 CEST by the dblp team