| 1997 | ||
|---|---|---|
| j1 | Keith M. Carrig, Albert M. Chu, Frank D. Ferraiolo, John G. Petrovick, P. Andrew Scott, Richard J. Weiss: A Clock Methodology for High-Performance Microprocessors. VLSI Signal Processing 16(2-3): 217-224 (1997) | |
| c1 | A. Bertolet, K. Carpenter, Keith M. Carrig, Albert M. Chu, A. Dean, Frank D. Ferraiolo, S. Kenyon, D. Phan, John G. Petrovick, G. Rodgers, D. Willmott, T. Bairley, T. Decker, V. Girardi, Y. Lapid, M. Murphy, P. Andrew Scott, Richard J. Weiss: A pseudo-hierarchical methodology for high performance microprocessor design. ISPD 1997: 124-129 | |
Data released under the ODC-BY 1.0 license — See also our legal information page