Please note: This is a beta version of the new dblp website.
You can find the classic dblp view of this page here.
You can find the classic dblp view of this page here.
Yunyoung Choi
2010 – today
- 2012
[c5]Sunwoo Kwon, Injeong Kim, Shinyoung Yi, Sangheyub Kang, Sangheon Lee, Taeho Hwang, Byoungkwon Moon, Yunyoung Choi, Hosung Sung, Jinseok Koh: A 0.028% THD+N, 91% power-efficiency, 3-level PWM Class-D amplifier with a true differential front-end. ISSCC 2012: 96-98
2000 – 2009
- 2009
[c4]Rajasekhar Pullela, Shahrzad Tadjpour, Dmitriy Rozenblit, William Domino, Thomas Obkircher, Mohamed El Said, Bala Ramachandran, Tirdad Sowlati, Darioush Agahi, Wei-Hong Chen, Dean A. Badillo, Masoud Kahrizi, Jaleh Komaili, Stephane Wloczysiak, Utku Seckin, Yunyoung Choi, Hasan Akyol, Martin Vadkerti, Amir Mahjoob, Hamid Firouzkouhi, Dan Shum, Rajendra Suhanthan, Nooshin Vakilian, Tom Valencia, Christophe Dantec, Aaron Paff, Mona Ahooie: An integrated closed-loop polar transmitter with saturation prevention and low-IF receiver for quad-band GPRS/EDGE. ISSCC 2009: 112-113
[c3]Tirdad Sowlati, Bipul Agarwal, J. Cho, Thomas Obkircher, Mohamed El Said, John Vasa, Bala Ramachandran, Masoud Kahrizi, Elias Dagher, Wei-Hong Chen, Martin Vadkerti, Georgi Taskov, Utku Seckin, Hamid Firouzkouhi, Behzad Saeidi, Hasan Akyol, Yunyoung Choi, Amir Mahjoob, Sandeep D'Souza, Chieh-Yu Hsieh, David Guss, Dan Shum, Dean A. Badillo, Imtiyaz Ron, Doris Ching, Feng Shi, Yong He, Jaleh Komaili, Aravind Loke, Rajasekhar Pullela, Engin Pehlivanoglu, Hossein Zarei, Shahrzad Tadjpour, Darioush Agahi, Dmitriy Rozenblit, William Domino, Gregory Williams, Nader Damavandi, Stephane Wloczysiak, Suhanthan Rajendra, Aaron Paff, Tom Valencia: Single-chip multiband WCDMA/HSDPA/HSUPA/EGPRS transceiver with diversity receiver and 3G DigRF interface without SAW filters in transmitter / 3G receiver paths. ISSCC 2009: 116-117- 2004
[c2]Kye-Shin Lee, Yunyoung Choi, Franco Maloberti: Domino free 4-path time-interleaved second order sigma-delta modulator. ISCAS (1) 2004: 473-476- 2002
[c1]Yunyoung Choi, Franco Maloberti: Design of oversampling current steering DAC with 640 MHz equivalent clock frequency. ISCAS (1) 2002: 109-112
Coauthor Index
data released under the ODC-BY 1.0 license. See also our legal information page
last updated on 2012-09-10 15:52 CEST by the dblp team



