| 2009 | ||
|---|---|---|
| j1 | Moo-young Kim, Dongsuk Shin, Hyunsoo Chae, Chulwoo Kim: A Low-Jitter Open-Loop All-Digital Clock Generator With Two-Cycle Lock-Time. IEEE Trans. VLSI Syst. 17(10): 1461-1469 (2009) | |
| 1 | Chulwoo Kim | |
| 2 | Moo-young Kim | |
| 3 | Dongsuk Shin |
Data released under the ODC-BY 1.0 license — See also our legal information page