| 2012 | ||
|---|---|---|
| c21 | Carlo Brandolese, William Fornaciari, Luigi Rucco, Federico Terraneo: Enabling ultra-low power operation in high-end wireless sensor networks nodes. CODES+ISSS 2012: 433-442 | |
| c20 | Carlo Brandolese, William Fornaciari: Software energy optimization through fine-grained function-level voltage and frequency scaling. CODES+ISSS 2012: 539-546 | |
| c19 | Kim Grüttner, Philipp A. Hartmann, Kai Hylla, Sven Rosinger, Wolfgang Nebel, Fernando Herrera, Eugenio Villar, Carlo Brandolese, William Fornaciari, Gianluca Palermo, Chantal Ykman-Couvreur, Davide Quaglia, Francisco Ferrero, Raúl Valencia: COMPLEX: COdesign and Power Management in PLatform-Based Design Space EXploration. DSD 2012: 349-358 | |
| 2011 | ||
| c18 | Carlo Brandolese, Simone Corbetta, William Fornaciari: Software energy estimation based on statistical characterization of intermediate compilation code. ISLPED 2011: 333-338 | |
| 2010 | ||
| c17 | Carlo Brandolese, Luigi Rucco: A genetic approach for WSN lifetime maximization through dynamic linking and management. PE-WASUN 2010: 99-100 | |
| 2009 | ||
| c16 | Carlo Brandolese, William Fornaciari: A Framework for Compile-time and Run-time Management of Non-functional Aspects in WSNs Nodes. DSD 2009: 857-864 | |
| 2008 | ||
| c15 | Carlo Brandolese: Source-Level Estimation of Energy Consumption and Execution Time of Embedded Software. DSD 2008: 115-123 | |
| c14 | Carlo Brandolese, William Fornaciari: Measurement, Analysis and Modeling of RTOS System Calls Timing. DSD 2008: 618-625 | |
| 2007 | ||
| c13 | Carlo Brandolese, D. Crespi, Laura Frigerio, Fabio Salice: A New Framework for Design and Simulation of Complex Hardware/Software Systems. DSD 2007: 236-243 | |
| 2006 | ||
| j4 | Daniele Paolo Scarpazza, Carlo Brandolese: A Fast, Dynamic, Fine-Detail, Source Level Technique to Estimate the Energy Consumed by Embedded Software on Single-Issue Processor Cores. J. Low Power Electronics 2(2): 129-139 (2006) | |
| j3 | Carlo Brandolese, William Fornaciari, Luigi Pomante, Fabio Salice, Donatella Sciuto: Affinity-Driven System Design Exploration for Heterogeneous Multiprocessor SoC. IEEE Trans. Computers 55(5): 508-519 (2006) | |
| 2004 | ||
| c12 | Carlo Brandolese, William Fornaciari, Fabio Salice: An area estimation methodology for FPGA based designs at systemc-level. DAC 2004: 129-132 | |
| c11 | Carlo Brandolese, William Fornaciari, Fabio Salice, Donatella Sciuto: Analysis and Modeling of Energy Reducing Source Code Transformations. DATE 2004: 306-311 | |
| c10 | Carlo Brandolese, William Fornaciari, Fabio Salice: Discrete-Event Modeling and Simulation of Superscalar Microprocessor Architectures. PATMOS 2004: 238-247 | |
| 2003 | ||
| c9 | Carlo Brandolese, William Fornaciari, Fabio Salice, Donatella Sciuto: Library Functions Timing Characterization for Source-Level Analysis. DATE 2003: 11132-11133 | |
| 2002 | ||
| j2 | Carlo Brandolese, William Fornaciari, Fabio Salice, Donatella Sciuto: The Impact of Source Code Transformations on Software Power and Energy Consumption. Journal of Circuits, Systems, and Computers 11(5): 477-502 (2002) | |
| j1 | Carlo Brandolese, Fabio Salice, William Fornaciari, Donatella Sciuto: Static power modeling of 32-bit microprocessors. IEEE Trans. on CAD of Integrated Circuits and Systems 21(11): 1306-1316 (2002) | |
| c8 | William Fornaciari, Vito Trianni, Carlo Brandolese, Donatella Sciuto, Fabio Salice, Giovanni Beltrame: Modeling Assembly Instruction Timing in Superscalar Architectures. ISSS 2002: 132-137 | |
| 2001 | ||
| c7 | Carlo Brandolese, William Fornaciari, Fabio Salice, Donatella Sciuto: Source-level execution time estimation of C programs. CODES 2001: 98-103 | |
| c6 | Giovanni Beltrame, Carlo Brandolese, William Fornaciari, Fabio Salice, Donatella Sciuto, Vito Trianni: An Assembly-Level Execution-Time Model for Pipelined Architectures. ICCAD 2001: 195-200 | |
| c5 | Giovanni Beltrame, Carlo Brandolese, William Fornaciari, Fabio Salice, Donatella Sciuto, Vito Trianni: Dynamic modeling of inter-instruction effects for execution time estimation. ISSS 2001: 136-141 | |
| 2000 | ||
| c4 | Carlo Brandolese, William Fornaciari, Fabio Salice, Donatella Sciuto: Energy estimation for 32-bit microprocessors. CODES 2000: 24-28 | |
| c3 | Carlo Brandolese, William Fornaciari, Fabio Salice, Donatella Sciuto: An instruction-level functionally-based energy estimation model for 32-bits microprocessors. DAC 2000: 346-351 | |
| c2 | Carlo Brandolese, William Fornaciari, Luigi Pomante, Fabio Salice, Donatella Sciuto: A Multi-Level Strategy for Software Power Estimation. ISSS 2000: 187-192 | |
| 1998 | ||
| c1 | Alberto Allara, Carlo Brandolese, William Fornaciari, Fabio Salice, Donatella Sciuto: System-level performance estimation strategy for sw and hw. ICCD 1998: 48-53 | |
Data released under the ODC-BY 1.0 license — See also our legal information page