| 2011 | ||
|---|---|---|
| j4 | Jos Hulzink, Mario Konijnenburg, Maryam Ashouei, Arjan Breeschoten, Torfinn Berset, Jos Huisken, Jan Stuyt, Harmke de Groot, Francisco Barat, Johan David, Johan Van Ginderdeuren: An Ultra Low Energy Biomedical Signal Processing System Operating at Near-Threshold. IEEE Trans. Biomed. Circuits and Systems 5(6): 546-554 (2011) | |
| c12 | Maryam Ashouei, Jos Hulzink, Mario Konijnenburg, Jun Zhou, Filipa Duarte, Arjan Breeschoten, Jos Huisken, Jan Stuyt, Harmke de Groot, Francisco Barat, Johan David, Johan Van Ginderdeuren: A voltage-scalable biomedical signal processor running ECG using 13pJ/cycle at 1MHz and 0.4V. ISSCC 2011: 332-334 | |
| 2005 | ||
| j3 | Tom Vander Aa, Murali Jayapala, Francisco Barat, Geert Deconinck, Rudy Lauwereins, Henk Corporaal, Francky Catthoor: Instruction buffering exploration for low energy embedded processors. J. Embedded Computing 1(3): 341-351 (2005) | |
| j2 | Murali Jayapala, Francisco Barat, Tom Vander Aa, Francky Catthoor, Henk Corporaal, Geert Deconinck: Clustered Loop Buffer Organization for Low Energy VLIW Embedded Processors. IEEE Trans. Computers 54(6): 672-683 (2005) | |
| 2004 | ||
| c11 | Tom Vander Aa, Murali Jayapala, Francisco Barat, Geert Deconinck, Rudy Lauwereins, Francky Catthoor, Henk Corporaal: Instruction buffering exploration for low energy VLIWs with instruction clusters. ASP-DAC 2004: 824-829 | |
| c10 | Murali Jayapala, Tom Vander Aa, Francisco Barat, Francky Catthoor, Henk Corporaal, Geert Deconinck: L0 Cluster Synthesis and Operation Shuffling. PATMOS 2004: 311-321 | |
| c9 | Andy Lambrechts, Tom Vander Aa, Murali Jayapala, Guillermo Talavera, Anthony Leroy, Adelina Shickova, Francisco Barat, Bingfeng Mei, Francky Catthoor, Diederik Verkest, Geert Deconinck, Henk Corporaal, Frédéric Robert, Jordi Carrabina Bordoll: Design Style Case Study for Embedded Multi Media Compute Nodes. RTSS 2004: 104-113 | |
| c8 | Murali Jayapala, Tom Vander Aa, Francisco Barat, Geert Deconinck, Francky Catthoor, Henk Corporaal: L0 buffer energy optimization through scheduling and exploration. SAC 2004: 905-906 | |
| 2003 | ||
| c7 | Francisco Barat, Murali Jayapala, Tom Vander Aa, Rudy Lauwereins, Geert Deconinck, Henk Corporaal: Low Power Coarse-Grained Reconfigurable Instruction Set Processor. FPL 2003: 230-239 | |
| c6 | Tom Vander Aa, Murali Jayapala, Francisco Barat, Geert Deconinck, Rudy Lauwereins, Henk Corporaal, Francky Catthoor: Instruction Buffering Exploration for Low Energy Embedded Processors. PATMOS 2003: 409-419 | |
| 2002 | ||
| j1 | Francisco Barat, Rudy Lauwereins, Geert Deconinck: Reconfigurable Instruction Set Processors from a Hardware/Software Perspective. IEEE Trans. Software Eng. 28(9): 847-862 (2002) | |
| c5 | Marc Leeman, Francisco Barat, Vincenzo De Florio, Geert Deconinck: Bridging the Educational Gap in Embedded Systems Curricula: Developing an E-commerce Audio Streaming System. ECBS 2002: 211- | |
| c4 | Murali Jayapala, Francisco Barat, Pieter Op de Beeck, Francky Catthoor, Geert Deconinck, Henk Corporaal: A Low Energy Clustered Instruction Memory Hierarchy for Long Instruction Word Processors. PATMOS 2002: 258-267 | |
| c3 | Francisco Barat, Murali Jayapala, Pieter Op de Beeck, Geert Deconinck: Software Pipelining for Coarse-Grained Reconfigurable Instruction Set Processors. VLSI Design 2002: 338-344 | |
| 2001 | ||
| c2 | Pieter Op de Beeck, Francisco Barat, Murali Jayapala, Rudy Lauwereins: CRISP: A Template for Reconfigurable Instruction Set Processors. FPL 2001: 296-305 | |
| 2000 | ||
| c1 | Francisco Barat, Rudy Lauwereins: Reconfigurable Instruction Set Processors: A Survey. IEEE International Workshop on Rapid System Prototyping 2000: 168-173 | |
Data released under the ODC-BY 1.0 license — See also our legal information page