Roy Badeau

List of publications from the DBLP Bibliography Server - FAQ
Other views: by type - by year (modern) - classic-C

Ask others: ACM DL/Guide -

	2010
c1		Cheolmin Park, Roy Badeau, Larry Biro, Jonathan Chang, Tejpal Singh, Jim Vash, Bo Wang, Tom Wang: A 1.2 TB/s on-chip ring interconnect for 45nm 8-core enterprise Xeon® processor. ISSCC 2010: 180-181

Coauthor Index

Last update Sun May 19 11:54:31 2013 CET by the DBLP Team —

Data released under the ODC-BY 1.0 license — See also our legal information page