| 2012 | ||
|---|---|---|
| c41 | Ryan M. Gibson, Scott G. McMeekin, Ali Ahmadinia, Niall C. Strang, Gordon Morison: Evaluation of Visual Aid Enhancement Algorithms for Real-time Embedded Systems. HPCC-ICESS 2012: 1762-1769 | |
| 2011 | ||
| j9 | Ali Ahmadinia, Alireza Shahrabi: A Highly Adaptive and Efficient Router Architecture for Network-on-Chip. Comput. J. 54(8): 1295-1307 (2011) | |
| j8 | Ali Ahmadinia, Hernando Fernandez-Canque: Optimization of reconfigurable multi-core system-on-chips for multi-standard applications. KES Journal 15(2): 89-98 (2011) | |
| j7 | Michael Opoku Agyeman, Ali Ahmadinia: Power and area optimisation in heterogeneous 3D networks-on-chip architectures. SIGARCH Computer Architecture News 39(4): 106-107 (2011) | |
| c40 | Michael Opoku Agyeman, Ali Ahmadinia, Alireza Shahrabi: Low power heterogeneous 3D Networks-on-Chip architectures. HPCS 2011: 533-538 | |
| c39 | Ali Ahmadinia, Hernando Fernandez-Canque, Roberto Ramirez-Iniguez: Dynamic Reconfiguration in JPEG2000 Hardware Architecture. KES (3) 2011: 453-461 | |
| c38 | Roberto Ramirez-Iniguez, Ali Ahmadinia, Hernando Fernandez-Canque: DTIRC Based Optical Collimators. KES (3) 2011: 462-471 | |
| c37 | Hernando Fernandez-Canque, Sorin Hintea, Roberto Ramirez-Iniguez, Ali Ahmadinia, Gabor Csipkes, Doris Csipkes: Machine Vision Applied to Highly Variable Objects. KES (3) 2011: 472-482 | |
| c36 | Michael Opoku Agyeman, Ali Ahmadinia: Optimising Heterogeneous 3D Networks-on-Chip. PARELEC 2011: 25-30 | |
| c35 | Ali Shahrabi, Ali Ahmadinia: An Efficient Router Architecture for Network on Chip. PECCS 2011: 405-412 | |
| 2010 | ||
| j6 | Balal Ahmad, Ali Ahmadinia, Tughrul Arslan: High level modeling and automated generation of heterogeneous SoC architectures with optimized custom reconfigurable cores and on-chip communication media. Journal of Systems Architecture - Embedded Systems Design 56(11): 597-615 (2010) | |
| p1 | Ali Ahmadinia, Josef Angermeier, Sándor P. Fekete, Tom Kamphans, Dirk Koch, Mateusz Majer, Nils Schweer, Jürgen Teich, Christopher Tessars, Jan van der Veen: ReCoNodes - Optimization Methods for Module Scheduling and Placement on Reconfigurable Hardware Devices. Dynamically Reconfigurable Systems 2010: 199-221 | |
| c34 | Ali Ahmadinia, Alireza Shahrabi: Adaptive Router Architecture for Optimising Quality of Service in Networks-on-Chip. CIT 2010: 1796-1801 | |
| 2009 | ||
| c33 | Hernando Fernandez-Canque, Sorin Hintea, John Freer, Ali Ahmadinia: Machine Vision Application to Automatic Intruder Detection Using CCTV. KES (2) 2009: 498-505 | |
| c32 | Ali Ahmadinia, Tughrul Arslan, Hernando Fernandez-Canque: Optimization of Reconfigurable Multi-core SOCs for Multi-standard Applications. KES (2) 2009: 515-522 | |
| 2008 | ||
| j5 | Sándor P. Fekete, Jan van der Veen, Ali Ahmadinia, Diana Göhringer, Mateusz Majer, Jürgen Teich: Offline and Online Aspects of Defragmenting the Module Layout of a Partially Reconfigurable Device. IEEE Trans. VLSI Syst. 16(9): 1210-1219 (2008) | |
| c31 | Balal Ahmad, Ali Ahmadinia, Tughrul Arslan: Dynamically Reconfigurable NoC with Bus Based Interface for Ease of Integration and Reduced Design Time. AHS 2008: 309-314 | |
| c30 | Ali Ahmadinia, Balal Ahmad, Ahmet T. Erdogan, Tughrul Arslan: SystemC-based Reconfigurable IP Modelling for System-on-Chip Design. AHS 2008: 362-367 | |
| c29 | Ali Ahmadinia, Balal Ahmad, Ahmet T. Erdogan, Tughrul Arslan: SystemC-based Custom Reconfigurable Cores for Wireless Applications. ERSA 2008: 169-175 | |
| c28 | Ali Ahmadinia, Balal Ahmad, Tughrul Arslan: Communication Centric Modelling of System on Chip Devices Targeting Multi-standard Telecommunication Applications. ISVLSI 2008: 209-214 | |
| c27 | Ali Ahmadinia, Balal Ahmad, Tughrul Arslan: Efficient High-Level Power Estimation for Multi-standard Wireless Systems. ISVLSI 2008: 275-280 | |
| 2007 | ||
| j4 | Ali Ahmadinia: Optimal Free-Space Management and Routing-Conscious Dynamic Placement for Reconfigurable Devices. IEEE Trans. Computers 56(5): 673-680 (2007) | |
| j3 | Mateusz Majer, Jürgen Teich, Ali Ahmadinia, Christophe Bobda: The Erlangen Slot Machine: A Dynamically Reconfigurable FPGA-based Computer. VLSI Signal Processing 47(1): 15-31 (2007) | |
| c26 | Ali Ahmadinia, Balal Ahmad, Tughrul Arslan: System Level Modelling of Reconfigurable FFT Architecture for System-on-Chip Design. AHS 2007: 169-175 | |
| c25 | Balal Ahmad, Ali Ahmadinia, Tughrul Arslan: Hybrid Communication Medium for Adaptive SoC Architectures. AHS 2007: 373-378 | |
| c24 | Ali Ahmadinia, Balal Ahmad, Ahmet T. Erdogan, Tughrul Arslan: System-level Modelling and Analysis of Embedded Reconfigurable Cores for Wireless Systems. FPL 2007: 757-760 | |
| c23 | Prakash Srinivasan, Ali Ahmadinia, Ahmet T. Erdogan, Tughrul Arslan: Integrated Heterogenous Modelling for Power Estimation of Single Processor based Reconfigurable SoC Platform. ISCAS 2007: 1875-1878 | |
| c22 | Prakash Srinivasan, Ali Ahmadinia, Ahmet T. Erdogan, Tughrul Arslan: Power evaluation of the arbitration policy for different on-chip bus based SoC platform. SoCC 2007: 159-162 | |
| c21 | Prakash Srinivasan, Ali Ahmadinia, Ahmet T. Erdogan, Tughrul Arslan: Power estimation framework for single processor based SoC platform. SoCC 2007: 173-176 | |
| 2006 | ||
| b1 | Ali Ahmadinia: Optimization algorithms for dynamically reconfigurable embedded systems. University of Erlangen-Nuremberg 2006, isbn 3-89574-593-6, pp. 1-221 | |
| c20 | Mateusz Majer, Ali Ahmadinia, Christophe Bobda, Jürgen Teich: A Flexible Reconfiguration Manager for the Erlangen Slot Machine. ARCS Workshops 2006: 183-194 | |
| 2005 | ||
| j2 | Christophe Bobda, Ali Ahmadinia: Dynamic Interconnection of Reconfigurable Modules on Reconfigurable Devices. IEEE Design & Test of Computers 22(5): 443-451 (2005) | |
| j1 | Ali Ahmadinia, Christophe Bobda, Jürgen Teich: Online placement for dynamically reconfigurable devices. IJES 1(3/4): 165-178 (2005) | |
| c19 | Christophe Bobda, Ali Ahmadinia, Kurapati Rajesham, Mateusz Majer, Adronis Niyonkuru: Partial Configuration Design and Implementation Challenges on Xilinx Virtex FPGAs. ARCS Workshops 2005: 61-66 | |
| c18 | Jan van der Veen, Sándor P. Fekete, Mateusz Majer, Ali Ahmadinia, Christophe Bobda, Frank Hannig, Jürgen Teich: Defragmenting the Module Layout of a Partially Reconfigurable Device. ERSA 2005: 92-104 | |
| c17 | Christophe Bobda, Mateusz Majer, Ali Ahmadinia, Thomas Haller, André Linarth, Jürgen Teich, Sándor P. Fekete, Jan van der Veen: The Erlangen Slot Machine: A Highly Flexible FPGA-Based Reconfigurable Platform. FCCM 2005: 319-320 | |
| c16 | Christophe Bobda, Ali Ahmadinia, Mateusz Majer, Jürgen Teich, Sándor P. Fekete, Jan van der Veen: DyNoC: A Dynamic Infrastructure for Communication in Dynamically Reconfigurable Devices. FPL 2005: 153-158 | |
| c15 | Christophe Bobda, Mateusz Majer, Ali Ahmadinia, Thomas Haller, André Linarth, Jürgen Teich: The Erlangen Slot Machine: Increasing Flexibility in FPGA-Based Reconfigurable Platforms. FPT 2005: 37-42 | |
| c14 | Mateusz Majer, Christophe Bobda, Ali Ahmadinia, Jürgen Teich: Packet Routing in Dynamically Changing Networks on Chip. IPDPS 2005 | |
| c13 | Ali Ahmadinia, Christophe Bobda, Ji Ding, Mateusz Majer, Jürgen Teich, Sándor P. Fekete, Jan van der Veen: A Practical Approach for Circuit Routing on Dynamic Reconfigurable Devices. IEEE International Workshop on Rapid System Prototyping 2005: 84-90 | |
| i4 | Ali Ahmadinia, Christophe Bobda, Ji Ding, Mateusz Majer, Jürgen Teich, Sándor P. Fekete, Jan van der Veen: A Practical Approach for Circuit Routing on Dynamic Reconfigurable Devices. CoRR abs/cs/0503066 (2005) | |
| i3 | Jan van der Veen, Sándor P. Fekete, Ali Ahmadinia, Christophe Bobda, Frank Hannig, Jürgen Teich: Defragmenting the Module Layout of a Partially Reconfigurable Device. CoRR abs/cs/0505005 (2005) | |
| i2 | Christophe Bobda, Ali Ahmadinia, Mateusz Majer, Jürgen Teich, Sándor P. Fekete, Jan van der Veen: DyNoC: A Dynamic Infrastructure for Communication in Dynamically Reconfigurable Devices. CoRR abs/cs/0510039 (2005) | |
| 2004 | ||
| c12 | Ali Ahmadinia, Christophe Bobda, Jürgen Teich: A Dynamic Scheduling and Placement Algorithm for Reconfigurable Hardware. ARCS 2004: 125-139 | |
| c11 | Christophe Bobda, Ali Ahmadinia, Jürgen Teich: Generation of Distributed Arithmetic Designs for Reconfigurable Application. ARCS Workshops 2004: 205-214 | |
| c10 | Ali Ahmadinia, Christophe Bobda, Sándor P. Fekete, Jürgen Teich, Jan van der Veen: Optimal Routing-Conscious Dynamic Placement for Reconfigurable Devices. FPL 2004: 847-851 | |
| c9 | Christophe Bobda, Mateusz Majer, Dirk Koch, Ali Ahmadinia, Jürgen Teich: A Dynamic NoC Approach for Communication in Reconfigurable Devices. FPL 2004: 1032-1036 | |
| c8 | Ali Ahmadinia: Optimization Algorithms for Dynamic Reconfigurable Embedded Systems p. FPL 2004: 1168 | |
| c7 | Dirk Koch, Ali Ahmadinia, Christophe Bobda, Heiko Kalte: FPGA architecture extensions for preemptive multitasking and hardware defragmentation. FPT 2004: 433-436 | |
| c6 | Ali Ahmadinia, Christophe Bobda, Marcus Bednara, Jürgen Teich: A New Approach for On-line Placement on Reconfigurable Devices. IPDPS 2004 | |
| c5 | Ali Ahmadinia, Christophe Bobda, Marcus Bednara, Jürgen Teich: Real-Time Configuration Code Decompression for Dynamic FPGA Self-Reconfiguration. IPDPS 2004 | |
| c4 | Ali Ahmadinia, Christophe Bobda, Dirk Koch, Mateusz Majer, Jürgen Teich: Task scheduling for heterogeneous reconfigurable computers. SBCCI 2004: 22-27 | |
| i1 | Ali Ahmadinia, Christophe Bobda, Sándor P. Fekete, Jürgen Teich, Jan van der Veen: Optimal Routing-Conscious Dynamic Placement for Reconfigurable Devices. CoRR cs.DS/0406035 (2004) | |
| 2003 | ||
| c3 | Ali Ahmadinia, Christophe Bobda, Jürgen Teich: Temporal task clustering for online placement on reconfigurable hardware. FPT 2003: 359-362 | |
| c2 | Christophe Bobda, Klaus Danne, Ali Ahmadinia, Jürgen Teich: A new approach for reconfigurable massively parallel computers. FPT 2003: 391-394 | |
| c1 | Ali Ahmadinia, Jürgen Teich: Speeding up Online Placement for XILINX FPGAs by Reducing Configuration Overhead. VLSI-SOC 2003: 118-122 | |
Colors in the list of coauthors
Last update Sun May 19 13:58:20 2013 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page