default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDBibTeX records: J. Gregory Steffan
@article{DBLP:journals/trets/TiliOS17,
author = {Ilian Tili and
Kalin Ovtcharov and
J. Gregory Steffan},
title = {Reducing the Performance Gap between Soft Scalar CPUs and Custom Hardware
with {TILT}},
journal = {{ACM} Trans. Reconfigurable Technol. Syst.},
volume = {10},
number = {3},
pages = {22:1--22:23},
year = {2017},
url = {https://doi.org/10.1145/3079757},
doi = {10.1145/3079757},
timestamp = {Fri, 24 Apr 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/trets/TiliOS17.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tc/WangLVJS14,
author = {Danyao Wang and
Charles Lo and
Jasmina Vasiljevic and
Natalie D. Enright Jerger and
J. Gregory Steffan},
title = {{DART:} {A} Programmable Architecture for NoC Simulation on FPGAs},
journal = {{IEEE} Trans. Computers},
volume = {63},
number = {3},
pages = {664--678},
year = {2014},
url = {https://doi.org/10.1109/TC.2012.121},
doi = {10.1109/TC.2012.121},
timestamp = {Tue, 07 May 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/tc/WangLVJS14.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/trets/LaForestLOLS14,
author = {Charles Eric LaForest and
Zimo Li and
Tristan O'rourke and
Ming G. Liu and
J. Gregory Steffan},
title = {Composing Multi-Ported Memories on FPGAs},
journal = {{ACM} Trans. Reconfigurable Technol. Syst.},
volume = {7},
number = {3},
pages = {16:1--16:23},
year = {2014},
url = {https://doi.org/10.1145/2629629},
doi = {10.1145/2629629},
timestamp = {Fri, 24 Apr 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/trets/LaForestLOLS14.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fccm/BymaSBLC14,
author = {Stuart Byma and
J. Gregory Steffan and
Hadi Bannazadeh and
Alberto Leon{-}Garcia and
Paul Chow},
title = {FPGAs in the Cloud: Booting Virtualized Hardware Accelerators with
OpenStack},
booktitle = {22nd {IEEE} Annual International Symposium on Field-Programmable Custom
Computing Machines, {FCCM} 2014, Boston, MA, USA, May 11-13, 2014},
pages = {109--116},
publisher = {{IEEE} Computer Society},
year = {2014},
url = {https://doi.org/10.1109/FCCM.2014.42},
doi = {10.1109/FCCM.2014.42},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/fccm/BymaSBLC14.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fccm/AnSB14,
author = {Matthew An and
J. Gregory Steffan and
Vaughn Betz},
title = {Speeding Up {FPGA} Placement: Parallel Algorithms and Methods},
booktitle = {22nd {IEEE} Annual International Symposium on Field-Programmable Custom
Computing Machines, {FCCM} 2014, Boston, MA, USA, May 11-13, 2014},
pages = {178--185},
publisher = {{IEEE} Computer Society},
year = {2014},
url = {https://doi.org/10.1109/FCCM.2014.60},
doi = {10.1109/FCCM.2014.60},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/fccm/AnSB14.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fpga/AiASOZM14,
author = {Tao Ai and
Mir Adnan Ali and
J. Gregory Steffan and
Kalin Ovtcharov and
Sarmad Zulfiqar and
Steve Mann},
editor = {Vaughn Betz and
George A. Constantinides},
title = {Producing high-quality real-time {HDR} video system with {FPGA} (abstract
only)},
booktitle = {The 2014 {ACM/SIGDA} International Symposium on Field-Programmable
Gate Arrays, {FPGA} '14, Monterey, CA, {USA} - February 26 - 28, 2014},
pages = {253},
publisher = {{ACM}},
year = {2014},
url = {https://doi.org/10.1145/2554688.2554738},
doi = {10.1145/2554688.2554738},
timestamp = {Mon, 18 Mar 2024 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/fpga/AiASOZM14.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fpt/RashidSB14,
author = {Rafat Rashid and
J. Gregory Steffan and
Vaughn Betz},
editor = {Jialin Chen and
Wenbo Yin and
Yuichiro Shibata and
Lingli Wang and
Hayden Kwok{-}Hay So and
Yuchun Ma},
title = {Comparing performance, productivity and scalability of the {TILT}
overlay processor to OpenCL {HLS}},
booktitle = {2014 International Conference on Field-Programmable Technology, {FPT}
2014, Shanghai, China, December 10-12, 2014},
pages = {20--27},
publisher = {{IEEE}},
year = {2014},
url = {https://doi.org/10.1109/FPT.2014.7082748},
doi = {10.1109/FPT.2014.7082748},
timestamp = {Wed, 16 Oct 2019 14:14:52 +0200},
biburl = {https://dblp.org/rec/conf/fpt/RashidSB14.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fpt/LaForestAS14,
author = {Charles Eric LaForest and
Jason Helge Anderson and
J. Gregory Steffan},
editor = {Jialin Chen and
Wenbo Yin and
Yuichiro Shibata and
Lingli Wang and
Hayden Kwok{-}Hay So and
Yuchun Ma},
title = {Approaching overhead-free execution on {FPGA} soft-processors},
booktitle = {2014 International Conference on Field-Programmable Technology, {FPT}
2014, Shanghai, China, December 10-12, 2014},
pages = {99--106},
publisher = {{IEEE}},
year = {2014},
url = {https://doi.org/10.1109/FPT.2014.7082760},
doi = {10.1109/FPT.2014.7082760},
timestamp = {Wed, 24 May 2017 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/fpt/LaForestAS14.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/tridentcom/BymaBLSC14,
author = {Stuart Byma and
Hadi Bannazadeh and
Alberto Leon{-}Garcia and
J. Gregory Steffan and
Paul Chow},
editor = {Victor C. M. Leung and
Min Chen and
Jiafu Wan and
Yin Zhang},
title = {Virtualized Reconfigurable Hardware Resources in the {SAVI} Testbed},
booktitle = {Testbeds and Research Infrastructure: Development of Networks and
Communities - 9th International {ICST} Conference, TridentCom 2014,
Guangzhou, China, May 5-7, 2014, Revised Selected Papers},
series = {Lecture Notes of the Institute for Computer Sciences, Social Informatics
and Telecommunications Engineering},
volume = {137},
pages = {54--64},
publisher = {Springer},
year = {2014},
url = {https://doi.org/10.1007/978-3-319-13326-3\_6},
doi = {10.1007/978-3-319-13326-3\_6},
timestamp = {Sat, 05 Sep 2020 18:08:54 +0200},
biburl = {https://dblp.org/rec/conf/tridentcom/BymaBLSC14.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fccm/OvtcharovTS13,
author = {Kalin Ovtcharov and
Ilian Tili and
J. Gregory Steffan},
title = {A Multithreaded {VLIW} Soft Processor Family},
booktitle = {21st {IEEE} Annual International Symposium on Field-Programmable Custom
Computing Machines, {FCCM} 2013, Seattle, WA, USA, April 28-30, 2013},
pages = {232},
publisher = {{IEEE} Computer Society},
year = {2013},
url = {https://doi.org/10.1109/FCCM.2013.36},
doi = {10.1109/FCCM.2013.36},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/fccm/OvtcharovTS13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fpl/BymaSC13,
author = {Stuart Byma and
J. Gregory Steffan and
Paul Chow},
title = {NetThreads-10G: Software packet processing on NetFPGA-10G in a virtualized
networking environment demonstration abstract},
booktitle = {23rd International Conference on Field programmable Logic and Applications,
{FPL} 2013, Porto, Portugal, September 2-4, 2013},
pages = {1},
publisher = {{IEEE}},
year = {2013},
url = {https://doi.org/10.1109/FPL.2013.6645624},
doi = {10.1109/FPL.2013.6645624},
timestamp = {Wed, 16 Oct 2019 14:14:53 +0200},
biburl = {https://dblp.org/rec/conf/fpl/BymaSC13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fpl/OvtcharovTS13,
author = {Kalin Ovtcharov and
Ilian Tili and
J. Gregory Steffan},
title = {{TILT:} {A} multithreaded {VLIW} soft processor family},
booktitle = {23rd International Conference on Field programmable Logic and Applications,
{FPL} 2013, Porto, Portugal, September 2-4, 2013},
pages = {1--4},
publisher = {{IEEE}},
year = {2013},
url = {https://doi.org/10.1109/FPL.2013.6645553},
doi = {10.1109/FPL.2013.6645553},
timestamp = {Sun, 21 May 2017 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/fpl/OvtcharovTS13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fpt/LaForestS13,
author = {Charles Eric LaForest and
J. Gregory Steffan},
title = {Maximizing speed and density of tiled {FPGA} overlays via partitioning},
booktitle = {2013 International Conference on Field-Programmable Technology, {FPT}
2013, Kyoto, Japan, December 9-11, 2013},
pages = {238--245},
publisher = {{IEEE}},
year = {2013},
url = {https://doi.org/10.1109/FPT.2013.6718360},
doi = {10.1109/FPT.2013.6718360},
timestamp = {Wed, 16 Oct 2019 14:14:52 +0200},
biburl = {https://dblp.org/rec/conf/fpt/LaForestS13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tvlsi/YiannacourasSR12,
author = {Peter Yiannacouras and
J. Gregory Steffan and
Jonathan Rose},
title = {Portable, Flexible, and Scalable Soft Vector Processors},
journal = {{IEEE} Trans. Very Large Scale Integr. Syst.},
volume = {20},
number = {8},
pages = {1429--1442},
year = {2012},
url = {https://doi.org/10.1109/TVLSI.2011.2160463},
doi = {10.1109/TVLSI.2011.2160463},
timestamp = {Wed, 11 Mar 2020 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/tvlsi/YiannacourasSR12.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/cascon/LhotakABHS12,
author = {Ondrej Lhot{\'{a}}k and
Jos{\'{e}} Nelson Amaral and
Kit Barton and
Martin Hirzel and
J. Gregory Steffan},
editor = {Hans{-}Arno Jacobsen and
Ying Zou and
Judy Chen},
title = {11th Compiler-Driven Performance Workshop},
booktitle = {Center for Advanced Studies on Collaborative Research, {CASCON} '12,
Toronto, ON, Canada, November 5-7, 2012},
pages = {239--240},
publisher = {{IBM} / {ACM}},
year = {2012},
url = {http://dl.acm.org/citation.cfm?id=2399801},
timestamp = {Thu, 19 Sep 2019 07:46:46 +0200},
biburl = {https://dblp.org/rec/conf/cascon/LhotakABHS12.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/cc/ZhaoSAK12,
author = {Chuck (Chengyan) Zhao and
J. Gregory Steffan and
Cristiana Amza and
Allan Kielstra},
editor = {Michael F. P. O'Boyle},
title = {Compiler Support for Fine-Grain Software-Only Checkpointing},
booktitle = {Compiler Construction - 21st International Conference, {CC} 2012,
Held as Part of the European Joint Conferences on Theory and Practice
of Software, {ETAPS} 2012, Tallinn, Estonia, March 24 - April 1, 2012.
Proceedings},
series = {Lecture Notes in Computer Science},
volume = {7210},
pages = {200--219},
publisher = {Springer},
year = {2012},
url = {https://doi.org/10.1007/978-3-642-28652-0\_11},
doi = {10.1007/978-3-642-28652-0\_11},
timestamp = {Tue, 14 May 2019 10:00:48 +0200},
biburl = {https://dblp.org/rec/conf/cc/ZhaoSAK12.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fpga/LaForestLRS12,
author = {Charles Eric LaForest and
Ming G. Liu and
Emma Rae Rapati and
J. Gregory Steffan},
editor = {Katherine Compton and
Brad L. Hutchings},
title = {Multi-ported memories for FPGAs via {XOR}},
booktitle = {Proceedings of the {ACM/SIGDA} 20th International Symposium on Field
Programmable Gate Arrays, {FPGA} 2012, Monterey, California, USA,
February 22-24, 2012},
pages = {209--218},
publisher = {{ACM}},
year = {2012},
url = {https://doi.org/10.1145/2145694.2145730},
doi = {10.1145/2145694.2145730},
timestamp = {Tue, 06 Nov 2018 16:58:22 +0100},
biburl = {https://dblp.org/rec/conf/fpga/LaForestLRS12.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fpga/LaForestS12,
author = {Charles Eric LaForest and
John Gregory Steffan},
editor = {Katherine Compton and
Brad L. Hutchings},
title = {{OCTAVO:} an FPGA-centric processor family},
booktitle = {Proceedings of the {ACM/SIGDA} 20th International Symposium on Field
Programmable Gate Arrays, {FPGA} 2012, Monterey, California, USA,
February 22-24, 2012},
pages = {219--228},
publisher = {{ACM}},
year = {2012},
url = {https://doi.org/10.1145/2145694.2145731},
doi = {10.1145/2145694.2145731},
timestamp = {Tue, 06 Nov 2018 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/fpga/LaForestS12.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hoti/GhobadiSGLS12,
author = {Monia Ghobadi and
Geoffrey Salmon and
Yashar Ganjali and
Martin Labrecque and
J. Gregory Steffan},
title = {Caliper: Precise and Responsive Traffic Generator},
booktitle = {{IEEE} 20th Annual Symposium on High-Performance Interconnects, {HOTI}
2012, Santa Clara, CA, USA, August 22-24, 2012},
pages = {25--32},
publisher = {{IEEE} Computer Society},
year = {2012},
url = {https://doi.org/10.1109/HOTI.2012.16},
doi = {10.1109/HOTI.2012.16},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/hoti/GhobadiSGLS12.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/ijrc/KingyensS11,
author = {Jeffrey Kingyens and
J. Gregory Steffan},
title = {The Potential for a GPU-Like Overlay Architecture for FPGAs},
journal = {Int. J. Reconfigurable Comput.},
volume = {2011},
pages = {514581:1--514581:15},
year = {2011},
url = {https://doi.org/10.1155/2011/514581},
doi = {10.1155/2011/514581},
timestamp = {Thu, 02 Apr 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/ijrc/KingyensS11.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/trets/LabrecqueJS11,
author = {Martin Labrecque and
Mark C. Jeffrey and
J. Gregory Steffan},
title = {Application-specific signatures for transactional memory in soft processors},
journal = {{ACM} Trans. Reconfigurable Technol. Syst.},
volume = {4},
number = {3},
pages = {21:1--21:14},
year = {2011},
url = {https://doi.org/10.1145/2000832.2000833},
doi = {10.1145/2000832.2000833},
timestamp = {Fri, 24 Apr 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/trets/LabrecqueJS11.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/cascon/HuangS11,
author = {Diego Huang and
J. Gregory Steffan},
editor = {Joanna W. Ng and
Christian Couturier and
Marin Litoiu and
Eleni Stroulia},
title = {Programmer-assisted automatic parallelization},
booktitle = {Center for Advanced Studies on Collaborative Research, {CASCON} '11,
Toronto, ON, Canada, November 7-10, 2011},
pages = {84--98},
publisher = {{IBM} / {ACM}},
year = {2011},
url = {http://dl.acm.org/citation.cfm?id=2093899},
timestamp = {Fri, 30 Nov 2018 02:24:54 +0100},
biburl = {https://dblp.org/rec/conf/cascon/HuangS11.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fpga/LabrecqueS11,
author = {Martin Labrecque and
J. Gregory Steffan},
editor = {John Wawrzynek and
Katherine Compton},
title = {NetTM: faster and easier synchronization for soft multicores via transactional
memory},
booktitle = {Proceedings of the {ACM/SIGDA} 19th International Symposium on Field
Programmable Gate Arrays, {FPGA} 2011, Monterey, California, USA,
February 27, March 1, 2011},
pages = {29--32},
publisher = {{ACM}},
year = {2011},
url = {https://doi.org/10.1145/1950413.1950422},
doi = {10.1145/1950413.1950422},
timestamp = {Tue, 06 Nov 2018 16:58:23 +0100},
biburl = {https://dblp.org/rec/conf/fpga/LabrecqueS11.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/nocs/WangJS11,
author = {Danyao Wang and
Natalie D. Enright Jerger and
J. Gregory Steffan},
editor = {Radu Marculescu and
Michael Kishinevsky and
Ran Ginosar and
Karam S. Chatha},
title = {{DART:} {A} programmable architecture for NoC simulation on FPGAs},
booktitle = {{NOCS} 2011, Fifth {ACM/IEEE} International Symposium on Networks-on-Chip,
Pittsburgh, Pennsylvania, USA, May 1-4, 2011},
pages = {145--152},
publisher = {{ACM/IEEE} Computer Society},
year = {2011},
url = {https://doi.org/10.1145/1999946.1999970},
doi = {10.1145/1999946.1999970},
timestamp = {Tue, 07 May 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/nocs/WangJS11.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/spaa/JeffreyS11,
author = {Mark C. Jeffrey and
J. Gregory Steffan},
editor = {Rajmohan Rajaraman and
Friedhelm Meyer auf der Heide},
title = {Understanding bloom filter intersection for lazy address-set disambiguation},
booktitle = {{SPAA} 2011: Proceedings of the 23rd Annual {ACM} Symposium on Parallelism
in Algorithms and Architectures, San Jose, CA, USA, June 4-6, 2011
(Co-located with {FCRC} 2011)},
pages = {345--354},
publisher = {{ACM}},
year = {2011},
url = {https://doi.org/10.1145/1989493.1989551},
doi = {10.1145/1989493.1989551},
timestamp = {Wed, 21 Nov 2018 11:16:22 +0100},
biburl = {https://dblp.org/rec/conf/spaa/JeffreyS11.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/ancs/LabrecqueS10,
author = {Martin Labrecque and
J. Gregory Steffan},
editor = {Bill Lin and
Jeffrey C. Mogul and
Ravishankar R. Iyer},
title = {The case for hardware transactional memory in software packet processing},
booktitle = {Proceedings of the 2010 {ACM/IEEE} Symposium on Architecture for Networking
and Communications Systems, {ANCS} 2010, San Diego, California, USA,
October 25-26, 2010},
pages = {37},
publisher = {{ACM}},
year = {2010},
url = {https://doi.org/10.1145/1872007.1872053},
doi = {10.1145/1872007.1872053},
timestamp = {Mon, 15 May 2023 22:11:15 +0200},
biburl = {https://dblp.org/rec/conf/ancs/LabrecqueS10.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/arc/LabrecqueJS10,
author = {Martin Labrecque and
Mark C. Jeffrey and
J. Gregory Steffan},
editor = {Phaophak Sirisuk and
Fearghal Morgan and
Tarek A. El{-}Ghazawi and
Hideharu Amano},
title = {Application-Specific Signatures for Transactional Memory in Soft Processors},
booktitle = {Reconfigurable Computing: Architectures, Tools and Applications, 6th
International Symposium, {ARC} 2010, Bangkok, Thailand, March 17-19,
2010. Proceedings},
series = {Lecture Notes in Computer Science},
volume = {5992},
pages = {42--54},
publisher = {Springer},
year = {2010},
url = {https://doi.org/10.1007/978-3-642-12133-3\_7},
doi = {10.1007/978-3-642-12133-3\_7},
timestamp = {Tue, 14 May 2019 10:00:49 +0200},
biburl = {https://dblp.org/rec/conf/arc/LabrecqueJS10.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/cascon/VerbruggeSSBL10,
author = {Clark Verbrugge and
J. Gregory Steffan and
Mark G. Stoodley and
Kit Barton and
Ondrej Lhot{\'{a}}k},
editor = {Joanna W. Ng and
Christian Couturier and
Hausi A. M{\"{u}}ller and
Arthur G. Ryman and
Anatol W. Kark},
title = {9th Workshop on Compiler-Driven Performance},
booktitle = {Proceedings of the 2010 conference of the Centre for Advanced Studies
on Collaborative Research, November 1-4, 2010, Toronto, Ontario, Canada},
pages = {412--413},
publisher = {{ACM}},
year = {2010},
url = {https://doi.org/10.1145/1923947.1924020},
doi = {10.1145/1923947.1924020},
timestamp = {Fri, 30 Nov 2018 02:24:54 +0100},
biburl = {https://dblp.org/rec/conf/cascon/VerbruggeSSBL10.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fpga/LaForestS10,
author = {Charles Eric LaForest and
J. Gregory Steffan},
editor = {Peter Y. K. Cheung and
John Wawrzynek},
title = {Efficient multi-ported memories for FPGAs},
booktitle = {Proceedings of the {ACM/SIGDA} 18th International Symposium on Field
Programmable Gate Arrays, {FPGA} 2010, Monterey, California, USA,
February 21-23, 2010},
pages = {41--50},
publisher = {{ACM}},
year = {2010},
url = {https://doi.org/10.1145/1723112.1723122},
doi = {10.1145/1723112.1723122},
timestamp = {Tue, 06 Nov 2018 16:58:23 +0100},
biburl = {https://dblp.org/rec/conf/fpga/LaForestS10.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fpt/BirkSA10,
author = {Steven Birk and
J. Gregory Steffan and
Jason Helge Anderson},
editor = {Jinian Bian and
Qiang Zhou and
Peter Athanas and
Yajun Ha and
Kang Zhao},
title = {Parallelizing {FPGA} placement using Transactional Memory},
booktitle = {Proceedings of the International Conference on Field-Programmable
Technology, {FPT} 2010, 8-10 December 2010, Tsinghua University, Beijing,
China},
pages = {61--69},
publisher = {{IEEE}},
year = {2010},
url = {https://doi.org/10.1109/FPT.2010.5681538},
doi = {10.1109/FPT.2010.5681538},
timestamp = {Thu, 01 Feb 2018 14:20:39 +0100},
biburl = {https://dblp.org/rec/conf/fpt/BirkSA10.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/ipps/KingyensS10,
author = {Jeffrey Kingyens and
J. Gregory Steffan},
title = {A GPU-inspired soft processor for high-throughput acceleration},
booktitle = {24th {IEEE} International Symposium on Parallel and Distributed Processing,
{IPDPS} 2010, Atlanta, Georgia, USA, 19-23 April 2010 - Workshop Proceedings},
pages = {1--8},
publisher = {{IEEE}},
year = {2010},
url = {https://doi.org/10.1109/IPDPSW.2010.5470679},
doi = {10.1109/IPDPSW.2010.5470679},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/ipps/KingyensS10.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/sigcomm/GhobadiLSAYGS10,
author = {Monia Ghobadi and
Martin Labrecque and
Geoffrey Salmon and
Kaveh Aasaraai and
Soheil Hassas Yeganeh and
Yashar Ganjali and
J. Gregory Steffan},
editor = {Shivkumar Kalyanaraman and
Venkata N. Padmanabhan and
K. K. Ramakrishnan and
Rajeev Shorey and
Geoffrey M. Voelker},
title = {Caliper: a tool to generate precise and closed-loop traffic},
booktitle = {Proceedings of the {ACM} {SIGCOMM} 2010 Conference on Applications,
Technologies, Architectures, and Protocols for Computer Communications,
New Delhi, India, August 30 -September 3, 2010},
pages = {445--446},
publisher = {{ACM}},
year = {2010},
url = {https://doi.org/10.1145/1851182.1851255},
doi = {10.1145/1851182.1851255},
timestamp = {Fri, 12 Mar 2021 15:27:48 +0100},
biburl = {https://dblp.org/rec/conf/sigcomm/GhobadiLSAYGS10.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@proceedings{DBLP:conf/cgo/2010,
editor = {Andreas Moshovos and
J. Gregory Steffan and
Kim M. Hazelwood and
David R. Kaeli},
title = {Proceedings of the {CGO} 2010, The 8th International Symposium on
Code Generation and Optimization, Toronto, Ontario, Canada, April
24-28, 2010},
publisher = {{ACM}},
year = {2010},
url = {http://dl.acm.org/citation.cfm?id=1772954},
isbn = {978-1-60558-635-9},
timestamp = {Fri, 24 Apr 2015 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/cgo/2010.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/cases/YiannacourasSR09,
author = {Peter Yiannacouras and
J. Gregory Steffan and
Jonathan Rose},
editor = {J{\"{o}}rg Henkel and
Sri Parameswaran},
title = {Fine-grain performance scaling of soft vector processors},
booktitle = {Proceedings of the 2009 International Conference on Compilers, Architecture,
and Synthesis for Embedded Systems, {CASES} 2009, Grenoble, France,
October 11-16, 2009},
pages = {97--106},
publisher = {{ACM}},
year = {2009},
url = {https://doi.org/10.1145/1629395.1629411},
doi = {10.1145/1629395.1629411},
timestamp = {Tue, 06 Nov 2018 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/cases/YiannacourasSR09.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fpga/YiannacourasSR09,
author = {Peter Yiannacouras and
J. Gregory Steffan and
Jonathan Rose},
editor = {Paul Chow and
Peter Y. K. Cheung},
title = {Soft vector processors vs {FPGA} custom hardware: measuring and reducing
the gap},
booktitle = {Proceedings of the {ACM/SIGDA} 17th International Symposium on Field
Programmable Gate Arrays, {FPGA} 2009, Monterey, California, USA,
February 22-24, 2009},
pages = {277},
publisher = {{ACM}},
year = {2009},
url = {https://doi.org/10.1145/1508128.1508178},
doi = {10.1145/1508128.1508178},
timestamp = {Tue, 06 Nov 2018 16:58:23 +0100},
biburl = {https://dblp.org/rec/conf/fpga/YiannacourasSR09.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fpl/LabrecqueS09,
author = {Martin Labrecque and
J. Gregory Steffan},
editor = {Martin Danek and
Jiri Kadlec and
Brent E. Nelson},
title = {Fast critical sections via thread scheduling for FPGA-based multithreaded
processors},
booktitle = {19th International Conference on Field Programmable Logic and Applications,
{FPL} 2009, August 31 - September 2, 2009, Prague, Czech Republic},
pages = {18--25},
publisher = {{IEEE}},
year = {2009},
url = {https://doi.org/10.1109/FPL.2009.5272561},
doi = {10.1109/FPL.2009.5272561},
timestamp = {Wed, 16 Oct 2019 14:14:53 +0200},
biburl = {https://dblp.org/rec/conf/fpl/LabrecqueS09.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fpl/YiannacourasSR09,
author = {Peter Yiannacouras and
J. Gregory Steffan and
Jonathan Rose},
editor = {Martin Danek and
Jiri Kadlec and
Brent E. Nelson},
title = {Data parallel {FPGA} workloads: Software versus hardware},
booktitle = {19th International Conference on Field Programmable Logic and Applications,
{FPL} 2009, August 31 - September 2, 2009, Prague, Czech Republic},
pages = {51--58},
publisher = {{IEEE}},
year = {2009},
url = {https://doi.org/10.1109/FPL.2009.5272551},
doi = {10.1109/FPL.2009.5272551},
timestamp = {Sun, 21 May 2017 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/fpl/YiannacourasSR09.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/taco/ZhaiSCM08,
author = {Antonia Zhai and
J. Gregory Steffan and
Christopher B. Colohan and
Todd C. Mowry},
title = {Compiler and hardware support for reducing the synchronization of
speculative threads},
journal = {{ACM} Trans. Archit. Code Optim.},
volume = {5},
number = {1},
pages = {3:1--3:33},
year = {2008},
url = {https://doi.org/10.1145/1369396.1369399},
doi = {10.1145/1369396.1369399},
timestamp = {Wed, 17 Feb 2021 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/taco/ZhaiSCM08.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tocs/ColohanASM08,
author = {Christopher B. Colohan and
Anastassia Ailamaki and
J. Gregory Steffan and
Todd C. Mowry},
title = {Incrementally parallelizing database transactions with thread-level
speculation},
journal = {{ACM} Trans. Comput. Syst.},
volume = {26},
number = {1},
pages = {2:1--2:50},
year = {2008},
url = {https://doi.org/10.1145/1328671.1328673},
doi = {10.1145/1328671.1328673},
timestamp = {Tue, 06 Nov 2018 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/tocs/ColohanASM08.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/asplos/BurceaSA08,
author = {Mihai Burcea and
J. Gregory Steffan and
Cristiana Amza},
editor = {Emery D. Berger and
Brad Chen},
title = {The potential for variable-granularity access tracking for optimistic
parallelism},
booktitle = {Proceedings of the 2008 {ACM} {SIGPLAN} workshop on Memory Systems
Performance and Correctness: held in conjunction with the Thirteenth
International Conference on Architectural Support for Programming
Languages and Operating Systems {(ASPLOS} '08), Seattle, Washington,
USA, March 2, 2008},
pages = {11--15},
publisher = {{ACM}},
year = {2008},
url = {https://doi.org/10.1145/1353522.1353527},
doi = {10.1145/1353522.1353527},
timestamp = {Sat, 30 Sep 2023 09:34:47 +0200},
biburl = {https://dblp.org/rec/conf/asplos/BurceaSA08.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/cases/YiannacourasSR08,
author = {Peter Yiannacouras and
J. Gregory Steffan and
Jonathan Rose},
editor = {Erik R. Altman},
title = {{VESPA:} portable, scalable, and flexible FPGA-based vector processors},
booktitle = {Proceedings of the 2008 International Conference on Compilers, Architecture,
and Synthesis for Embedded Systems, {CASES} 2008, Atlanta, GA, USA,
October 19-24, 2008},
pages = {61--70},
publisher = {{ACM}},
year = {2008},
url = {https://doi.org/10.1145/1450095.1450107},
doi = {10.1145/1450095.1450107},
timestamp = {Tue, 06 Nov 2018 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/cases/YiannacourasSR08.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fccm/LabrecqueYS08,
author = {Martin Labrecque and
Peter Yiannacouras and
J. Gregory Steffan},
editor = {Kenneth L. Pocek and
Duncan A. Buell},
title = {Scaling Soft Processor Systems},
booktitle = {16th {IEEE} International Symposium on Field-Programmable Custom Computing
Machines, {FCCM} 2008, 14-15 April 2008, Stanford, Palo Alto, California,
{USA}},
pages = {195--205},
publisher = {{IEEE} Computer Society},
year = {2008},
url = {https://doi.org/10.1109/FCCM.2008.8},
doi = {10.1109/FCCM.2008.8},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/fccm/LabrecqueYS08.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/sigarch/LabrecqueYS07,
author = {Martin Labrecque and
Peter Yiannacouras and
J. Gregory Steffan},
title = {Custom code generation for soft processors},
journal = {{SIGARCH} Comput. Archit. News},
volume = {35},
number = {3},
pages = {9--19},
year = {2007},
url = {https://doi.org/10.1145/1294313.1294319},
doi = {10.1145/1294313.1294319},
timestamp = {Thu, 30 Jul 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/sigarch/LabrecqueYS07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tcad/YiannacourasSR07,
author = {Peter Yiannacouras and
J. Gregory Steffan and
Jonathan Rose},
title = {Exploration and Customization of FPGA-Based Soft Processors},
journal = {{IEEE} Trans. Comput. Aided Des. Integr. Circuits Syst.},
volume = {26},
number = {2},
pages = {266--277},
year = {2007},
url = {https://doi.org/10.1109/TCAD.2006.887921},
doi = {10.1109/TCAD.2006.887921},
timestamp = {Thu, 24 Sep 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/tcad/YiannacourasSR07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tpds/ColohanASM07,
author = {Christopher B. Colohan and
Anastassia Ailamaki and
J. Gregory Steffan and
Todd C. Mowry},
title = {{CMP} Support for Large and Dependent Speculative Threads},
journal = {{IEEE} Trans. Parallel Distributed Syst.},
volume = {18},
number = {8},
pages = {1041--1054},
year = {2007},
url = {https://doi.org/10.1109/TPDS.2007.1081},
doi = {10.1109/TPDS.2007.1081},
timestamp = {Fri, 02 Oct 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/tpds/ColohanASM07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/IEEEpact/OlszewskiCS07,
author = {Marek Olszewski and
Jeremy Cutler and
J. Gregory Steffan},
title = {JudoSTM: {A} Dynamic Binary-Rewriting Approach to Software Transactional
Memory},
booktitle = {16th International Conference on Parallel Architectures and Compilation
Techniques {(PACT} 2007), Brasov, Romania, September 15-19, 2007},
pages = {365--375},
publisher = {{IEEE} Computer Society},
year = {2007},
url = {https://doi.ieeecomputersociety.org/10.1109/PACT.2007.42},
doi = {10.1109/PACT.2007.42},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/IEEEpact/OlszewskiCS07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fpl/LabrecqueS07,
author = {Martin Labrecque and
J. Gregory Steffan},
editor = {Koen Bertels and
Walid A. Najjar and
Arjan J. van Genderen and
Stamatis Vassiliadis},
title = {Improving Pipelined Soft Processors with Multithreading},
booktitle = {{FPL} 2007, International Conference on Field Programmable Logic and
Applications, Amsterdam, The Netherlands, 27-29 August 2007},
pages = {210--215},
publisher = {{IEEE}},
year = {2007},
url = {https://doi.org/10.1109/FPL.2007.4380649},
doi = {10.1109/FPL.2007.4380649},
timestamp = {Wed, 16 Oct 2019 14:14:53 +0200},
biburl = {https://dblp.org/rec/conf/fpl/LabrecqueS07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/asplos/SilvaS06,
author = {Jeff Da Silva and
J. Gregory Steffan},
editor = {John Paul Shen and
Margaret Martonosi},
title = {A probabilistic pointer analysis for speculative optimizations},
booktitle = {Proceedings of the 12th International Conference on Architectural
Support for Programming Languages and Operating Systems, {ASPLOS}
2006, San Jose, CA, USA, October 21-25, 2006},
pages = {416--425},
publisher = {{ACM}},
year = {2006},
url = {https://doi.org/10.1145/1168857.1168908},
doi = {10.1145/1168857.1168908},
timestamp = {Wed, 07 Jul 2021 13:23:08 +0200},
biburl = {https://dblp.org/rec/conf/asplos/SilvaS06.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fpga/YiannacourasSR06,
author = {Peter Yiannacouras and
J. Gregory Steffan and
Jonathan Rose},
editor = {Steven J. E. Wilton and
Andr{\'{e}} DeHon},
title = {Application-specific customization of soft processor microarchitecture},
booktitle = {Proceedings of the {ACM/SIGDA} 14th International Symposium on Field
Programmable Gate Arrays, {FPGA} 2006, Monterey, California, USA,
February 22-24, 2006},
pages = {201--210},
publisher = {{ACM}},
year = {2006},
url = {https://doi.org/10.1145/1117201.1117231},
doi = {10.1145/1117201.1117231},
timestamp = {Tue, 06 Nov 2018 16:58:23 +0100},
biburl = {https://dblp.org/rec/conf/fpga/YiannacourasSR06.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/ipps/FungS06,
author = {Stanley L. C. Fung and
J. Gregory Steffan},
title = {Improving cache locality for thread-level speculation},
booktitle = {20th International Parallel and Distributed Processing Symposium {(IPDPS}
2006), Proceedings, 25-29 April 2006, Rhodes Island, Greece},
publisher = {{IEEE}},
year = {2006},
url = {https://doi.org/10.1109/IPDPS.2006.1639271},
doi = {10.1109/IPDPS.2006.1639271},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/ipps/FungS06.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/isca/ColohanASM06,
author = {Christopher B. Colohan and
Anastassia Ailamaki and
J. Gregory Steffan and
Todd C. Mowry},
title = {Tolerating Dependences Between Large Speculative Threads Via Sub-Threads},
booktitle = {33rd International Symposium on Computer Architecture {(ISCA} 2006),
June 17-21, 2006, Boston, MA, {USA}},
pages = {216--226},
publisher = {{IEEE} Computer Society},
year = {2006},
url = {https://doi.org/10.1109/ISCA.2006.43},
doi = {10.1109/ISCA.2006.43},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/isca/ColohanASM06.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tocs/SteffanCZM05,
author = {J. Gregory Steffan and
Christopher B. Colohan and
Antonia Zhai and
Todd C. Mowry},
title = {The STAMPede approach to thread-level speculation},
journal = {{ACM} Trans. Comput. Syst.},
volume = {23},
number = {3},
pages = {253--300},
year = {2005},
url = {https://doi.org/10.1145/1082469.1082471},
doi = {10.1145/1082469.1082471},
timestamp = {Wed, 14 Nov 2018 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/tocs/SteffanCZM05.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/cases/YiannacourasRS05,
author = {Peter Yiannacouras and
Jonathan Rose and
J. Gregory Steffan},
editor = {Thomas M. Conte and
Paolo Faraboschi and
William H. Mangione{-}Smith and
Walid A. Najjar},
title = {The microarchitecture of FPGA-based soft processors},
booktitle = {Proceedings of the 2005 International Conference on Compilers, Architecture,
and Synthesis for Embedded Systems, {CASES} 2005, San Francisco, California,
USA, September 24-27, 2005},
pages = {202--212},
publisher = {{ACM}},
year = {2005},
url = {https://doi.org/10.1145/1086297.1086325},
doi = {10.1145/1086297.1086325},
timestamp = {Tue, 06 Nov 2018 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/cases/YiannacourasRS05.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/vldb/ColohanASM05,
author = {Christopher B. Colohan and
Anastassia Ailamaki and
J. Gregory Steffan and
Todd C. Mowry},
editor = {Klemens B{\"{o}}hm and
Christian S. Jensen and
Laura M. Haas and
Martin L. Kersten and
Per{-}{\AA}ke Larson and
Beng Chin Ooi},
title = {Optimistic Intra-Transaction Parallelism on Chip Multiprocessors},
booktitle = {Proceedings of the 31st International Conference on Very Large Data
Bases, Trondheim, Norway, August 30 - September 2, 2005},
pages = {73--84},
publisher = {{ACM}},
year = {2005},
url = {http://www.vldb.org/archives/website/2005/program/paper/tue/p73-colohan.pdf},
timestamp = {Thu, 12 Mar 2020 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/vldb/ColohanASM05.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/cgo/ZhaiCSM04,
author = {Antonia Zhai and
Christopher B. Colohan and
J. Gregory Steffan and
Todd C. Mowry},
title = {Compiler Optimization of Memory-Resident Value Communication Between
Speculative Threads},
booktitle = {2nd {IEEE} / {ACM} International Symposium on Code Generation and
Optimization {(CGO} 2004), 20-24 March 2004, San Jose, CA, {USA}},
pages = {39--52},
publisher = {{IEEE} Computer Society},
year = {2004},
url = {https://doi.org/10.1109/CGO.2004.1281662},
doi = {10.1109/CGO.2004.1281662},
timestamp = {Thu, 23 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/cgo/ZhaiCSM04.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/asplos/ZhaiCSM02,
author = {Antonia Zhai and
Christopher B. Colohan and
J. Gregory Steffan and
Todd C. Mowry},
editor = {Kourosh Gharachorloo and
David A. Wood},
title = {Compiler optimization of scalar value communication between speculative
threads},
booktitle = {Proceedings of the 10th International Conference on Architectural
Support for Programming Languages and Operating Systems (ASPLOS-X),
San Jose, California, USA, October 5-9, 2002},
pages = {171--183},
publisher = {{ACM} Press},
year = {2002},
url = {https://doi.org/10.1145/605397.605416},
doi = {10.1145/605397.605416},
timestamp = {Mon, 28 Aug 2023 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/asplos/ZhaiCSM02.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/SteffanCZM02,
author = {J. Gregory Steffan and
Christopher B. Colohan and
Antonia Zhai and
Todd C. Mowry},
title = {Improving Value Communication for Thread-Level Speculation},
booktitle = {Proceedings of the Eighth International Symposium on High-Performance
Computer Architecture (HPCA'02), Boston, Massachusettes, USA, February
2-6, 2002},
pages = {65--75},
publisher = {{IEEE} Computer Society},
year = {2002},
url = {https://doi.org/10.1109/HPCA.2002.995699},
doi = {10.1109/HPCA.2002.995699},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/hpca/SteffanCZM02.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/isca/SteffanCZM00,
author = {J. Gregory Steffan and
Christopher B. Colohan and
Antonia Zhai and
Todd C. Mowry},
editor = {Alan D. Berenbaum and
Joel S. Emer},
title = {A scalable approach to thread-level speculation},
booktitle = {27th International Symposium on Computer Architecture {(ISCA} 2000),
June 10-14, 2000, Vancouver, BC, Canada},
pages = {1--12},
publisher = {{IEEE} Computer Society},
year = {2000},
url = {https://doi.ieeecomputersociety.org/10.1109/ISCA.2000.854372},
doi = {10.1109/ISCA.2000.854372},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/isca/SteffanCZM00.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/hpca/SteffanM98,
author = {J. Gregory Steffan and
Todd C. Mowry},
title = {The Potential for Using Thread-Level Data Speculation to Facilitate
Automatic Parallelization},
booktitle = {Proceedings of the Fourth International Symposium on High-Performance
Computer Architecture, Las Vegas, Nevada, USA, January 31 - February
4, 1998},
pages = {2--13},
publisher = {{IEEE} Computer Society},
year = {1998},
url = {https://doi.org/10.1109/HPCA.1998.650541},
doi = {10.1109/HPCA.1998.650541},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/hpca/SteffanM98.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-05-08 21:51 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
