BibTeX records: Ullas Singh

download as .bib file

@inproceedings{DBLP:conf/isscc/LiGHSZRLNLLZARRCNZMC24,
  author       = {Guansheng Li and
                  Adesh Garg and
                  Tim He and
                  Ullas Singh and
                  Jiawen Zhang and
                  Lakshmi P. Rao and
                  Chang Liu and
                  Meisam Honarvar Nazari and
                  Yang Liu and
                  Yong Liu and
                  Heng Zhang and
                  Tamer A. Ali and
                  Hyo{-}Gyuem Rhew and
                  Jiayoon Ru and
                  Delong Cui and
                  Ali Nazemi and
                  Bo Zhang and
                  Afshin Momtaz and
                  Jun Cao},
  title        = {18.1 {A} 600Gb/s {DP-QAM64} Coherent Optical Transceiver Frontend
                  with 4x105GS/s 8b {ADC/DAC} in 16nm {CMOS}},
  booktitle    = {{IEEE} International Solid-State Circuits Conference, {ISSCC} 2024,
                  San Francisco, CA, USA, February 18-22, 2024},
  pages        = {338--340},
  publisher    = {{IEEE}},
  year         = {2024},
  url          = {https://doi.org/10.1109/ISSCC49657.2024.10454499},
  doi          = {10.1109/ISSCC49657.2024.10454499},
  timestamp    = {Tue, 19 Mar 2024 09:04:31 +0100},
  biburl       = {https://dblp.org/rec/conf/isscc/LiGHSZRLNLLZARRCNZMC24.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/isscc/KocamanSRITSJJZ22,
  author       = {Namik Kocaman and
                  Ullas Singh and
                  Bharath Raghavan and
                  Arvindh Iyer and
                  Kumar Thasari and
                  Saurabh Surana and
                  Jun Won Jung and
                  Jaehun Jeong and
                  Heng Zhang and
                  Anand Vasani and
                  Yonghyun Shim and
                  Zhi Huang and
                  Adesh Garg and
                  Hsiang{-}bin Lee and
                  Bo Wu and
                  Feifei Liu and
                  Ray Wang and
                  Matthew Loh and
                  Alex Wang and
                  Mario Caresosa and
                  Bo Zhang and
                  Afshin Momtaz},
  title        = {An 182mW 1-60Gb/s Configurable {PAM-4/NRZ} Transceiver for Large Scale
                  {ASIC} Integration in 7nm FinFET Technology},
  booktitle    = {{IEEE} International Solid-State Circuits Conference, {ISSCC} 2022,
                  San Francisco, CA, USA, February 20-26, 2022},
  pages        = {120--122},
  publisher    = {{IEEE}},
  year         = {2022},
  url          = {https://doi.org/10.1109/ISSCC42614.2022.9731688},
  doi          = {10.1109/ISSCC42614.2022.9731688},
  timestamp    = {Mon, 21 Mar 2022 13:32:47 +0100},
  biburl       = {https://dblp.org/rec/conf/isscc/KocamanSRITSJJZ22.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/jssc/KocamanARSALHPV16,
  author       = {Namik Kocaman and
                  Tamer A. Ali and
                  Lakshmi P. Rao and
                  Ullas Singh and
                  Mohammed M. Abdul{-}Latif and
                  Yang Liu and
                  Amr Amin Hafez and
                  Henry Park and
                  Anand Vasani and
                  Zhi Huang and
                  Arvindh Iyer and
                  Bo Zhang and
                  Afshin Momtaz},
  title        = {A 3.8 mW/Gbps Quad-Channel 8.5-13 Gbps Serial Link With a 5 Tap {DFE}
                  and a 4 Tap Transmit {FFE} in 28 nm {CMOS}},
  journal      = {{IEEE} J. Solid State Circuits},
  volume       = {51},
  number       = {4},
  pages        = {881--892},
  year         = {2016},
  url          = {https://doi.org/10.1109/JSSC.2016.2520395},
  doi          = {10.1109/JSSC.2016.2520395},
  timestamp    = {Thu, 01 Apr 2021 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/jssc/KocamanARSALHPV16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/isscc/NazemiHCCSHHZMC15,
  author       = {Ali Nazemi and
                  Kangmin Hu and
                  Burak {\c{C}}atli and
                  Delong Cui and
                  Ullas Singh and
                  Tim He and
                  Zhi Chao Huang and
                  Bo Zhang and
                  Afshin Momtaz and
                  Jun Cao},
  title        = {3.4 {A} 36Gb/s {PAM4} transmitter using an 8b 18GS/S {DAC} in 28nm
                  {CMOS}},
  booktitle    = {2015 {IEEE} International Solid-State Circuits Conference, {ISSCC}
                  2015, Digest of Technical Papers, San Francisco, CA, USA, February
                  22-26, 2015},
  pages        = {1--3},
  publisher    = {{IEEE}},
  year         = {2015},
  url          = {https://doi.org/10.1109/ISSCC.2015.7062924},
  doi          = {10.1109/ISSCC.2015.7062924},
  timestamp    = {Thu, 21 Jan 2021 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/isscc/NazemiHCCSHHZMC15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/vlsic/AliRSALHPVHIZMK15,
  author       = {Tamer A. Ali and
                  Lakshmi P. Rao and
                  Ullas Singh and
                  Mohammed M. Abdul{-}Latif and
                  Yang Liu and
                  Amr Amin Hafez and
                  Henry Park and
                  Anand Vasani and
                  Zhi Huang and
                  Arvindh Iyer and
                  Bo Zhang and
                  Afshin Momtaz and
                  Namik Kocaman},
  title        = {A 3.8 mW/Gbps quad-channel 8.5-13 Gbps serial link with a 5-tap {DFE}
                  and a 4-tap transmit {FFE} in 28 nm {CMOS}},
  booktitle    = {Symposium on {VLSI} Circuits, {VLSIC} 2015, Kyoto, Japan, June 17-19,
                  2015},
  pages        = {348},
  publisher    = {{IEEE}},
  year         = {2015},
  url          = {https://doi.org/10.1109/VLSIC.2015.7231318},
  doi          = {10.1109/VLSIC.2015.7231318},
  timestamp    = {Thu, 01 Apr 2021 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/conf/vlsic/AliRSALHPVHIZMK15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/jssc/SinghGRHZHMC14,
  author       = {Ullas Singh and
                  Adesh Garg and
                  Bharath Raghavan and
                  Nick Huang and
                  Heng Zhang and
                  Zhi Chao Huang and
                  Afshin Momtaz and
                  Jun Cao},
  title        = {A 780 mW 4 {\texttimes} 28 Gb/s Transceiver for 100 GbE Gearbox {PHY}
                  in 40 nm {CMOS}},
  journal      = {{IEEE} J. Solid State Circuits},
  volume       = {49},
  number       = {12},
  pages        = {3116--3129},
  year         = {2014},
  url          = {https://doi.org/10.1109/JSSC.2014.2352299},
  doi          = {10.1109/JSSC.2014.2352299},
  timestamp    = {Thu, 21 Jan 2021 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/jssc/SinghGRHZHMC14.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/isscc/SinghGRHZHMC14,
  author       = {Ullas Singh and
                  Adesh Garg and
                  Bharath Raghavan and
                  Nick Huang and
                  Heng Zhang and
                  Zhi Huang and
                  Afshin Momtaz and
                  Jun Cao},
  title        = {2.2 {A} 780mW 4{\texttimes}28Gb/s transceiver for 100GbE gearbox {PHY}
                  in 40nm {CMOS}},
  booktitle    = {2014 {IEEE} International Conference on Solid-State Circuits Conference,
                  {ISSCC} 2014, Digest of Technical Papers, San Francisco, CA, USA,
                  February 9-13, 2014},
  pages        = {40--41},
  publisher    = {{IEEE}},
  year         = {2014},
  url          = {https://doi.org/10.1109/ISSCC.2014.6757328},
  doi          = {10.1109/ISSCC.2014.6757328},
  timestamp    = {Mon, 09 Aug 2021 14:54:04 +0200},
  biburl       = {https://dblp.org/rec/conf/isscc/SinghGRHZHMC14.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/vlsic/GargSHWLHMC14,
  author       = {Adesh Garg and
                  Ullas Singh and
                  Nick Huang and
                  Wayne Wong and
                  Bin Liu and
                  Zhi Chao Huang and
                  Afshin Momtaz and
                  Jun Cao},
  title        = {A quad-channel 112-128 Gb/s coherent transmitter in 40 nm {CMOS}},
  booktitle    = {Symposium on {VLSI} Circuits, {VLSIC} 2014, Digest of Technical Papers,
                  Honolulu, HI, USA, June 10-13, 2014},
  pages        = {1--2},
  publisher    = {{IEEE}},
  year         = {2014},
  url          = {https://doi.org/10.1109/VLSIC.2014.6858360},
  doi          = {10.1109/VLSIC.2014.6858360},
  timestamp    = {Thu, 21 Jan 2021 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/vlsic/GargSHWLHMC14.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/jssc/KocamanFKKNSM13,
  author       = {Namik Kocaman and
                  Siavash Fallahi and
                  Mahyar Kargar and
                  Mehdi Khanpour and
                  Ali Nazemi and
                  Ullas Singh and
                  Afshin Momtaz},
  title        = {An 8.5-11.5-Gbps {SONET} Transceiver With Referenceless Frequency
                  Acquisition},
  journal      = {{IEEE} J. Solid State Circuits},
  volume       = {48},
  number       = {8},
  pages        = {1875--1884},
  year         = {2013},
  url          = {https://doi.org/10.1109/JSSC.2013.2259033},
  doi          = {10.1109/JSSC.2013.2259033},
  timestamp    = {Sun, 30 Aug 2020 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/jssc/KocamanFKKNSM13.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/jssc/RaghavanCSMPVHCMC13,
  author       = {Bharath Raghavan and
                  Delong Cui and
                  Ullas Singh and
                  Hassan Maarefi and
                  Deyi Pi and
                  Anand Vasani and
                  Zhi Chao Huang and
                  Burak {\c{C}}atli and
                  Afshin Momtaz and
                  Jun Cao},
  title        = {A Sub-2 {W} 39.8-44.6 Gb/s Transmitter and Receiver Chipset With {SFI-5.2}
                  Interface in 40 nm {CMOS}},
  journal      = {{IEEE} J. Solid State Circuits},
  volume       = {48},
  number       = {12},
  pages        = {3219--3228},
  year         = {2013},
  url          = {https://doi.org/10.1109/JSSC.2013.2279054},
  doi          = {10.1109/JSSC.2013.2279054},
  timestamp    = {Thu, 21 Jan 2021 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/jssc/RaghavanCSMPVHCMC13.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/isscc/RaghavanCSMPVHMC13,
  author       = {Bharath Raghavan and
                  Delong Cui and
                  Ullas Singh and
                  Hassan Maarefi and
                  Dave Pi and
                  Anand Vasani and
                  Zhi Chao Huang and
                  Afshin Momtaz and
                  Jun Cao},
  title        = {A sub-2W 39.8-to-44.6Gb/s transmitter and receiver chipset with {SFI-5.2}
                  interface in 40nm {CMOS}},
  booktitle    = {2013 {IEEE} International Solid-State Circuits Conference - Digest
                  of Technical Papers, {ISSCC} 2013, San Francisco, CA, USA, February
                  17-21, 2013},
  pages        = {32--33},
  publisher    = {{IEEE}},
  year         = {2013},
  url          = {https://doi.org/10.1109/ISSCC.2013.6487624},
  doi          = {10.1109/ISSCC.2013.6487624},
  timestamp    = {Thu, 21 Jan 2021 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/isscc/RaghavanCSMPVHMC13.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/jssc/CuiRSVHPKNMZAHZMC12,
  author       = {Delong Cui and
                  Bharath Raghavan and
                  Ullas Singh and
                  Anand Vasani and
                  Zhi Chao Huang and
                  Deyi Pi and
                  Mehdi Khanpour and
                  Ali Nazemi and
                  Hassan Maarefi and
                  Wei Zhang and
                  Tamer A. Ali and
                  Nick Huang and
                  Bo Zhang and
                  Afshin Momtaz and
                  Jun Cao},
  title        = {A Dual-Channel 23-Gbps {CMOS} Transmitter/Receiver Chipset for 40-Gbps
                  {RZ-DQPSK} and {CS-RZ-DQPSK} Optical Transmission},
  journal      = {{IEEE} J. Solid State Circuits},
  volume       = {47},
  number       = {12},
  pages        = {3249--3260},
  year         = {2012},
  url          = {https://doi.org/10.1109/JSSC.2012.2216451},
  doi          = {10.1109/JSSC.2012.2216451},
  timestamp    = {Thu, 01 Apr 2021 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/jssc/CuiRSVHPKNMZAHZMC12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/isscc/CuiRSVHPKNMAHZZMC12,
  author       = {Delong Cui and
                  Bharath Raghavan and
                  Ullas Singh and
                  Anand Vasani and
                  Zhi Chao Huang and
                  Deyi Pi and
                  Mehdi Khanpour and
                  Ali Nazemi and
                  Hassan Maarefi and
                  Tamer A. Ali and
                  Nick Huang and
                  Wei Zhang and
                  Bo Zhang and
                  Afshin Momtaz and
                  Jun Cao},
  title        = {A dual 23Gb/s {CMOS} transmitter/receiver chipset for 40Gb/s {RZ-DQPSK}
                  and {CS-RZ-DQPSK} optical transmission},
  booktitle    = {2012 {IEEE} International Solid-State Circuits Conference, {ISSCC}
                  2012, San Francisco, CA, USA, February 19-23, 2012},
  pages        = {330--332},
  publisher    = {{IEEE}},
  year         = {2012},
  url          = {https://doi.org/10.1109/ISSCC.2012.6177006},
  doi          = {10.1109/ISSCC.2012.6177006},
  timestamp    = {Thu, 01 Apr 2021 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/conf/isscc/CuiRSVHPKNMAHZZMC12.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/jssc/KocamanGRCVTPTFZSCZM11,
  author       = {Namik Kocaman and
                  Adesh Garg and
                  Bharath Raghavan and
                  Delong Cui and
                  Anand Vasani and
                  Keith Tang and
                  Deyi Pi and
                  Haitao Tong and
                  Siavash Fallahi and
                  Wei Zhang and
                  Ullas Singh and
                  Jun Cao and
                  Bo Zhang and
                  Afshin Momtaz},
  title        = {11.3 Gbps {CMOS} {SONET} Compliant Transceiver for Both {RZ} and {NRZ}
                  Applications},
  journal      = {{IEEE} J. Solid State Circuits},
  volume       = {46},
  number       = {12},
  pages        = {3089--3100},
  year         = {2011},
  url          = {https://doi.org/10.1109/JSSC.2011.2169184},
  doi          = {10.1109/JSSC.2011.2169184},
  timestamp    = {Thu, 21 Jan 2021 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/jssc/KocamanGRCVTPTFZSCZM11.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/isscc/KocamanGRCVTPTFZSCZM11,
  author       = {Namik Kocaman and
                  Adesh Garg and
                  Bharath Raghavan and
                  Delong Cui and
                  Anand Vasani and
                  Keith Tang and
                  Deyi Pi and
                  Haitao Tong and
                  Siavash Fallahi and
                  Wei Zhang and
                  Ullas Singh and
                  Jun Cao and
                  Bo Zhang and
                  Afshin Momtaz},
  title        = {11.3Gb/s {CMOS} SONET-compliant transceiver for both {RZ} and {NRZ}
                  applications},
  booktitle    = {{IEEE} International Solid-State Circuits Conference, {ISSCC} 2011,
                  Digest of Technical Papers, San Francisco, CA, USA, 20-24 February,
                  2011},
  pages        = {142--144},
  publisher    = {{IEEE}},
  year         = {2011},
  url          = {https://doi.org/10.1109/ISSCC.2011.5746255},
  doi          = {10.1109/ISSCC.2011.5746255},
  timestamp    = {Thu, 21 Jan 2021 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/isscc/KocamanGRCVTPTFZSCZM11.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/jssc/CaoZSCVGZKPRPFM10,
  author       = {Jun Cao and
                  Bo Zhang and
                  Ullas Singh and
                  Delong Cui and
                  Anand Vasani and
                  Adesh Garg and
                  Wei Zhang and
                  Namik Kocaman and
                  Deyi Pi and
                  Bharath Raghavan and
                  Hui Pan and
                  Ichiro Fujimori and
                  Afshin Momtaz},
  title        = {A 500 mW ADC-Based {CMOS} {AFE} With Digital Calibration for 10 Gb/s
                  Serial Links Over KR-Backplane and Multimode Fiber},
  journal      = {{IEEE} J. Solid State Circuits},
  volume       = {45},
  number       = {6},
  pages        = {1172--1185},
  year         = {2010},
  url          = {https://doi.org/10.1109/JSSC.2010.2047473},
  doi          = {10.1109/JSSC.2010.2047473},
  timestamp    = {Fri, 24 Nov 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/jssc/CaoZSCVGZKPRPFM10.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/isscc/CaoZSCVGZKPRPFM09,
  author       = {Jun Cao and
                  Bo Zhang and
                  Ullas Singh and
                  Delong Cui and
                  Anand Vasani and
                  Adesh Garg and
                  Wei Zhang and
                  Namik Kocaman and
                  Deyi Pi and
                  Bharath Raghavan and
                  Hui Pan and
                  Ichiro Fujimori and
                  Afshin Momtaz},
  title        = {21.7 {A} 500mW digitally calibrated {AFE} in 65nm {CMOS} for 10Gb/s
                  Serial links over backplane and multimode fiber},
  booktitle    = {{IEEE} International Solid-State Circuits Conference, {ISSCC} 2009,
                  Digest of Technical Papers, San Francisco, CA, USA, 8-12 February,
                  2009},
  pages        = {370--371},
  publisher    = {{IEEE}},
  year         = {2009},
  url          = {https://doi.org/10.1109/ISSCC.2009.4977462},
  doi          = {10.1109/ISSCC.2009.4977462},
  timestamp    = {Fri, 24 Nov 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/isscc/CaoZSCVGZKPRPFM09.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/jssc/SinghLG06,
  author       = {Ullas Singh and
                  Lijun Li and
                  Michael M. Green},
  title        = {A 34 Gb/s Distributed 2: 1 {MUX} and {CMU} Using 0.18{\textdollar}muhbox
                  m{\textdollar}CMOS},
  journal      = {{IEEE} J. Solid State Circuits},
  volume       = {41},
  number       = {9},
  pages        = {2067--2076},
  year         = {2006},
  url          = {https://doi.org/10.1109/JSSC.2006.880630},
  doi          = {10.1109/JSSC.2006.880630},
  timestamp    = {Fri, 15 Oct 2021 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/jssc/SinghLG06.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/jssc/SinghG05,
  author       = {Ullas Singh and
                  Michael M. Green},
  title        = {High-frequency {CML} clock dividers in 0.13-{\(\mu\)}m {CMOS} operating
                  up to 38 GHz},
  journal      = {{IEEE} J. Solid State Circuits},
  volume       = {40},
  number       = {8},
  pages        = {1658--1661},
  year         = {2005},
  url          = {https://doi.org/10.1109/JSSC.2005.852420},
  doi          = {10.1109/JSSC.2005.852420},
  timestamp    = {Mon, 14 Mar 2022 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/journals/jssc/SinghG05.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iscas/GreenS03,
  author       = {Michael M. Green and
                  Ullas Singh},
  title        = {Design of {CMOS} {CML} circuits for high-speed broadband communications},
  booktitle    = {Proceedings of the 2003 International Symposium on Circuits and Systems,
                  {ISCAS} 2003, Bangkok, Thailand, May 25-28, 2003},
  pages        = {204--207},
  publisher    = {{IEEE}},
  year         = {2003},
  url          = {https://doi.org/10.1109/ISCAS.2003.1205937},
  doi          = {10.1109/ISCAS.2003.1205937},
  timestamp    = {Wed, 16 Oct 2019 14:14:49 +0200},
  biburl       = {https://dblp.org/rec/conf/iscas/GreenS03.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iscas/SinghG02,
  author       = {Ullas Singh and
                  Michael Green},
  title        = {Dynamics of high-frequency {CMOS} dividers},
  booktitle    = {Proceedings of the 2002 International Symposium on Circuits and Systems,
                  {ISCAS} 2002, Scottsdale, Arizona, USA, May 26-29, 2002},
  pages        = {421--424},
  publisher    = {{IEEE}},
  year         = {2002},
  url          = {https://doi.org/10.1109/ISCAS.2002.1010730},
  doi          = {10.1109/ISCAS.2002.1010730},
  timestamp    = {Wed, 16 Oct 2019 14:14:49 +0200},
  biburl       = {https://dblp.org/rec/conf/iscas/SinghG02.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iscas/SinghG01,
  author       = {Ullas Singh and
                  Michael Green},
  title        = {New structures for very high-frequency {CMOS} clock dividers},
  booktitle    = {Proceedings of the 2001 International Symposium on Circuits and Systems,
                  {ISCAS} 2001, Sydney, Australia, May 6-9, 2001},
  pages        = {622--625},
  publisher    = {{IEEE}},
  year         = {2001},
  url          = {https://doi.org/10.1109/ISCAS.2001.922314},
  doi          = {10.1109/ISCAS.2001.922314},
  timestamp    = {Wed, 16 Oct 2019 14:14:49 +0200},
  biburl       = {https://dblp.org/rec/conf/iscas/SinghG01.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics