Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDBibTeX records: Vincenzo Rana
@inproceedings{DBLP:conf/percom/BruschiPRS22,
author = {Francesco Bruschi and
Tommaso Paulon and
Vincenzo Rana and
Donatella Sciuto},
title = {A Protocol for On-Chain Tenders},
booktitle = {2022 {IEEE} International Conference on Pervasive Computing and Communications
Workshops and other Affiliated Events, PerCom 2022 Workshops, Pisa,
Italy, March 21-25, 2022},
pages = {273--278},
publisher = {{IEEE}},
year = {2022},
url = {https://doi.org/10.1109/PerComWorkshops53856.2022.9767325},
doi = {10.1109/PERCOMWORKSHOPS53856.2022.9767325},
timestamp = {Wed, 11 May 2022 09:14:32 +0200},
biburl = {https://dblp.org/rec/conf/percom/BruschiPRS22.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/access/BruschiRPS21,
author = {Francesco Bruschi and
Vincenzo Rana and
Alessio Pagani and
Donatella Sciuto},
title = {Tunneling Trust Into the Blockchain: {A} Merkle Based Proof System
for Structured Documents},
journal = {{IEEE} Access},
volume = {9},
pages = {103758--103771},
year = {2021},
url = {https://doi.org/10.1109/ACCESS.2020.3028498},
doi = {10.1109/ACCESS.2020.3028498},
timestamp = {Thu, 16 Sep 2021 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/access/BruschiRPS21.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iscc/BruschiPRS21,
author = {Francesco Bruschi and
Tommaso Paulon and
Vincenzo Rana and
Donatella Sciuto},
title = {A privacy preserving identification protocol for smart contracts},
booktitle = {{IEEE} Symposium on Computers and Communications, {ISCC} 2021, Athens,
Greece, September 5-8, 2021},
pages = {1--6},
publisher = {{IEEE}},
year = {2021},
url = {https://doi.org/10.1109/ISCC53001.2021.9631501},
doi = {10.1109/ISCC53001.2021.9631501},
timestamp = {Fri, 17 Dec 2021 09:27:20 +0100},
biburl = {https://dblp.org/rec/conf/iscc/BruschiPRS21.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iscc/BruschiTRBS20,
author = {Francesco Bruschi and
Manuel Tumiati and
Vincenzo Rana and
Mattia Bianchi and
Donatella Sciuto},
title = {A Decentralized System for Fair Token Distribution and Seamless Users
Onboarding},
booktitle = {{IEEE} Symposium on Computers and Communications, {ISCC} 2020, Rennes,
France, July 7-10, 2020},
pages = {1--6},
publisher = {{IEEE}},
year = {2020},
url = {https://doi.org/10.1109/ISCC50000.2020.9219642},
doi = {10.1109/ISCC50000.2020.9219642},
timestamp = {Mon, 19 Oct 2020 11:52:22 +0200},
biburl = {https://dblp.org/rec/conf/iscc/BruschiTRBS20.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/itasec/BruschiRPS20,
author = {Francesco Bruschi and
Vincenzo Rana and
Alessio Pagani and
Donatella Sciuto},
editor = {Franco Chiaraluce and
Leonardo Mostarda},
title = {Acknowledging Value of Personal Information: a Privacy Aware Data
Market for Health and Social Research},
booktitle = {Proceedings of the 3rd Distributed Ledger Technology Workshop Co-located
with {ITASEC} 2020, Ancona, Italy, February 4, 2020},
series = {{CEUR} Workshop Proceedings},
volume = {2580},
publisher = {CEUR-WS.org},
year = {2020},
url = {https://ceur-ws.org/Vol-2580/DLT\_2020\_paper\_6.pdf},
timestamp = {Fri, 10 Mar 2023 16:22:11 +0100},
biburl = {https://dblp.org/rec/conf/itasec/BruschiRPS20.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/sigmetrics/BruschiRGS18,
author = {Francesco Bruschi and
Vincenzo Rana and
Lorenzo Gentile and
Donatella Sciuto},
title = {Mine with it or sell it: the superhashing power dilemma},
journal = {{SIGMETRICS} Perform. Evaluation Rev.},
volume = {46},
number = {3},
pages = {127--130},
year = {2018},
url = {https://doi.org/10.1145/3308897.3308954},
doi = {10.1145/3308897.3308954},
timestamp = {Sat, 25 Apr 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/sigmetrics/BruschiRGS18.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tcps/NacciRBSGSA18,
author = {Alessandro Antonio Nacci and
Vincenzo Rana and
Bharathan Balaji and
Paola Spoletini and
Rajesh K. Gupta and
Donatella Sciuto and
Yuvraj Agarwal},
title = {BuildingRules: {A} Trigger-Action-Based System to Manage Complex Commercial
Buildings},
journal = {{ACM} Trans. Cyber Phys. Syst.},
volume = {2},
number = {2},
pages = {13:1--13:22},
year = {2018},
url = {https://doi.org/10.1145/3185500},
doi = {10.1145/3185500},
timestamp = {Tue, 13 Apr 2021 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/tcps/NacciRBSGSA18.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/bhi/CancianDRS17,
author = {Pierandrea Cancian and
Guido Walter Di Donato and
Vincenzo Rana and
Marco D. Santambrogio},
title = {An embedded Gabor-based palm vein recognition system},
booktitle = {2017 {IEEE} {EMBS} International Conference on Biomedical {\&}
Health Informatics, {BHI} 2017, Orland, FL, USA, February 16-19, 2017},
pages = {405--408},
publisher = {{IEEE}},
year = {2017},
url = {https://doi.org/10.1109/BHI.2017.7897291},
doi = {10.1109/BHI.2017.7897291},
timestamp = {Thu, 14 Oct 2021 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/bhi/CancianDRS17.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/itsc/PaganiBR17,
author = {Alessio Pagani and
Francesco Bruschi and
Vincenzo Rana},
title = {Time of arrival cumulative probability in public transportation travel
assistance},
booktitle = {20th {IEEE} International Conference on Intelligent Transportation
Systems, {ITSC} 2017, Yokohama, Japan, October 16-19, 2017},
pages = {1--6},
publisher = {{IEEE}},
year = {2017},
url = {https://doi.org/10.1109/ITSC.2017.8317863},
doi = {10.1109/ITSC.2017.8317863},
timestamp = {Sat, 19 Oct 2019 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/itsc/PaganiBR17.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/itsc/PaganiBRR17,
author = {Alessio Pagani and
Francesco Bruschi and
Vincenzo Rana and
Marcello Restelli},
title = {User context estimation for public travel assistance and intelligent
service scheduling},
booktitle = {20th {IEEE} International Conference on Intelligent Transportation
Systems, {ITSC} 2017, Yokohama, Japan, October 16-19, 2017},
pages = {1--8},
publisher = {{IEEE}},
year = {2017},
url = {https://doi.org/10.1109/ITSC.2017.8317695},
doi = {10.1109/ITSC.2017.8317695},
timestamp = {Sat, 09 Apr 2022 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/itsc/PaganiBRR17.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tcad/RanaBBNAS16,
author = {Vincenzo Rana and
Ivan Beretta and
Francesco Bruschi and
Alessandro Antonio Nacci and
David Atienza and
Donatella Sciuto},
title = {Efficient Hardware Design of Iterative Stencil Loops},
journal = {{IEEE} Trans. Comput. Aided Des. Integr. Circuits Syst.},
volume = {35},
number = {12},
pages = {2018--2031},
year = {2016},
url = {https://doi.org/10.1109/TCAD.2016.2545408},
doi = {10.1109/TCAD.2016.2545408},
timestamp = {Thu, 24 Sep 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/tcad/RanaBBNAS16.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tecs/BerettaRANSA16,
author = {Ivan Beretta and
Vincenzo Rana and
Abdulkadir Akin and
Alessandro Antonio Nacci and
Donatella Sciuto and
David Atienza},
title = {Parallelizing the Chambolle Algorithm for Performance-Optimized Mapping
on {FPGA} Devices},
journal = {{ACM} Trans. Embed. Comput. Syst.},
volume = {15},
number = {3},
pages = {44:1--44:27},
year = {2016},
url = {https://doi.org/10.1145/2851497},
doi = {10.1145/2851497},
timestamp = {Tue, 08 Sep 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/tecs/BerettaRANSA16.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/cse/PiscitelloNRSS16,
author = {Andrea Piscitello and
Alessandro Antonio Nacci and
Vincenzo Rana and
Marco D. Santambrogio and
Donatella Sciuto},
title = {Ruleset Minimization in Multi-tenant Smart Buildings},
booktitle = {2016 {IEEE} Intl Conference on Computational Science and Engineering,
{CSE} 2016, and {IEEE} Intl Conference on Embedded and Ubiquitous
Computing, {EUC} 2016, and 15th Intl Symposium on Distributed Computing
and Applications for Business Engineering, {DCABES} 2016, Paris, France,
August 24-26, 2016},
pages = {72--79},
publisher = {{IEEE} Computer Society},
year = {2016},
url = {https://doi.org/10.1109/CSE-EUC-DCABES.2016.164},
doi = {10.1109/CSE-EUC-DCABES.2016.164},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/cse/PiscitelloNRSS16.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/itsc/PaganiBRR16,
author = {Alessio Pagani and
Francesco Bruschi and
Vincenzo Rana and
Marcello Restelli},
title = {Reconstruction of public transport state},
booktitle = {19th {IEEE} International Conference on Intelligent Transportation
Systems, {ITSC} 2016, Rio de Janeiro, Brazil, November 1-4, 2016},
pages = {2285--2292},
publisher = {{IEEE}},
year = {2016},
url = {https://doi.org/10.1109/ITSC.2016.7795925},
doi = {10.1109/ITSC.2016.7795925},
timestamp = {Sat, 19 Oct 2019 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/itsc/PaganiBRR16.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/rtsi/PiscitelloNRSS16,
author = {Andrea Piscitello and
Alessandro Antonio Nacci and
Vincenzo Rana and
Marco D. Santambrogio and
Donatella Sciuto},
title = {Sink state analysis in multi-tenant smart buildings},
booktitle = {2nd {IEEE} International Forum on Research and Technologies for Society
and Industry Leveraging a better tomorrow, {RTSI} 2016, Bologna, Italy,
September 7-9, 2016},
pages = {1--4},
publisher = {{IEEE}},
year = {2016},
url = {https://doi.org/10.1109/RTSI.2016.7740572},
doi = {10.1109/RTSI.2016.7740572},
timestamp = {Wed, 13 Nov 2019 12:01:11 +0100},
biburl = {https://dblp.org/rec/conf/rtsi/PiscitelloNRSS16.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/trets/ClementeBRAS14,
author = {Juan Antonio Clemente and
Ivan Beretta and
Vincenzo Rana and
David Atienza and
Donatella Sciuto},
title = {A Mapping-Scheduling Algorithm for Hardware Acceleration on Reconfigurable
Platforms},
journal = {{ACM} Trans. Reconfigurable Technol. Syst.},
volume = {7},
number = {2},
pages = {9:1--9:27},
year = {2014},
url = {https://doi.org/10.1145/2611562},
doi = {10.1145/2611562},
timestamp = {Fri, 24 Apr 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/trets/ClementeBRAS14.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/euc/NacciRS14,
author = {Alessandro Antonio Nacci and
Vincenzo Rana and
Donatella Sciuto},
title = {A Perspective Vision on Complex Residential Building Management Systems},
booktitle = {12th {IEEE} International Conference on Embedded and Ubiquitous Computing,
{EUC} 2014, Milano, Italy, August 26-28, 2014},
pages = {209--214},
publisher = {{IEEE} Computer Society},
year = {2014},
url = {https://doi.org/10.1109/EUC.2014.38},
doi = {10.1109/EUC.2014.38},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/euc/NacciRS14.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/euc/RanaBPSS14,
author = {Vincenzo Rana and
Francesco Bruschi and
Marco Paolieri and
Donatella Sciuto and
Marco Domenico Santambrogio},
title = {On How to Efficiently Implement Regular Expression Matching on FPGA-Based
Systems},
booktitle = {12th {IEEE} International Conference on Embedded and Ubiquitous Computing,
{EUC} 2014, Milano, Italy, August 26-28, 2014},
pages = {304--309},
publisher = {{IEEE} Computer Society},
year = {2014},
url = {https://doi.org/10.1109/EUC.2014.52},
doi = {10.1109/EUC.2014.52},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/euc/RanaBPSS14.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fpga/NacciRSS14,
author = {Alessandro Antonio Nacci and
Vincenzo Rana and
Marco D. Santambrogio and
Donatella Sciuto},
editor = {Vaughn Betz and
George A. Constantinides},
title = {Improving the security and the scalability of the {AES} algorithm
(abstract only)},
booktitle = {The 2014 {ACM/SIGDA} International Symposium on Field-Programmable
Gate Arrays, {FPGA} '14, Monterey, CA, {USA} - February 26 - 28, 2014},
pages = {256},
publisher = {{ACM}},
year = {2014},
url = {https://doi.org/10.1145/2554688.2554735},
doi = {10.1145/2554688.2554735},
timestamp = {Tue, 06 Nov 2018 16:58:22 +0100},
biburl = {https://dblp.org/rec/conf/fpga/NacciRSS14.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/ispa/NacciRSS14,
author = {Alessandro Antonio Nacci and
Vincenzo Rana and
Donatella Sciuto and
Marco Domenico Santambrogio},
title = {An Open-Source, Efficient, and Parameterizable Hardware Implementation
of the {AES} Algorithm},
booktitle = {{IEEE} International Symposium on Parallel and Distributed Processing
with Applications, {ISPA} 2014, Milan, Italy, August 26-28, 2014},
pages = {85--92},
publisher = {{IEEE} Computer Society},
year = {2014},
url = {https://doi.org/10.1109/ISPA.2014.20},
doi = {10.1109/ISPA.2014.20},
timestamp = {Thu, 23 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/ispa/NacciRSS14.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/sensys/ConteMNRS14,
author = {Giorgio Conte and
Massimo De Marchi and
Alessandro Antonio Nacci and
Vincenzo Rana and
Donatella Sciuto},
editor = {Mani Srivastava},
title = {BlueSentinel: a first approach using iBeacon for an energy efficient
occupancy detection system},
booktitle = {Proceedings of the 1st {ACM} Conference on Embedded Systems for Energy-Efficient
Buildings, BuildSys 2014, Memphis, TN, USA, November 3-6, 2014},
pages = {11--19},
publisher = {{ACM}},
year = {2014},
url = {https://doi.org/10.1145/2674061.2674078},
doi = {10.1145/2674061.2674078},
timestamp = {Fri, 08 Jul 2022 23:03:27 +0200},
biburl = {https://dblp.org/rec/conf/sensys/ConteMNRS14.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/wf-iot/NacciBPRSS14,
author = {A. A. Nacci and
Giovanni Bettinazzi and
Christian Pilato and
Vincenzo Rana and
Marco D. Santambrogio and
Donatella Sciuto},
title = {A SystemC-based framework for the simulation of appliances networks
in energy-aware smart spaces},
booktitle = {{IEEE} World Forum on Internet of Things, WF-IoT 2014, Seoul, South
Korea, March 6-8, 2014},
pages = {485--490},
publisher = {{IEEE} Computer Society},
year = {2014},
url = {https://doi.org/10.1109/WF-IoT.2014.6803215},
doi = {10.1109/WF-IOT.2014.6803215},
timestamp = {Thu, 23 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/wf-iot/NacciBPRSS14.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/dt/RanaNBSAS13,
author = {Vincenzo Rana and
Alessandro Antonio Nacci and
Ivan Beretta and
Marco D. Santambrogio and
David Atienza and
Donatella Sciuto},
title = {Design Methods for Parallel Hardware Implementation of Multimedia
Iterative Algorithms},
journal = {{IEEE} Des. Test},
volume = {30},
number = {4},
pages = {71--80},
year = {2013},
url = {https://doi.org/10.1109/MDT.2012.2223191},
doi = {10.1109/MDT.2012.2223191},
timestamp = {Fri, 13 Mar 2020 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/dt/RanaNBSAS13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/dac/NacciRBSBA13,
author = {Alessandro Antonio Nacci and
Vincenzo Rana and
Francesco Bruschi and
Donatella Sciuto and
Ivan Beretta and
David Atienza},
title = {A high-level synthesis flow for the implementation of iterative stencil
loop algorithms on {FPGA} devices},
booktitle = {The 50th Annual Design Automation Conference 2013, {DAC} '13, Austin,
TX, USA, May 29 - June 07, 2013},
pages = {52:1--52:6},
publisher = {{ACM}},
year = {2013},
url = {https://doi.org/10.1145/2463209.2488797},
doi = {10.1145/2463209.2488797},
timestamp = {Sat, 19 Oct 2019 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/dac/NacciRBSBA13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/bsn/GrassiRBS12,
author = {Paolo Roberto Grassi and
Vincenzo Rana and
Ivan Beretta and
Donatella Sciuto},
editor = {Guang{-}Zhong Yang and
Eric M. Yeatman and
Chris McLeod},
title = {B\({}^{\mbox{2}}\)IRS: {A} Technique to Reduce {BAN-BAN} Interferences
in Wireless Sensor Networks},
booktitle = {2012 Ninth International Conference on Wearable and Implantable Body
Sensor Networks, London, United Kingdom, May 9-12, 2012},
pages = {46--51},
publisher = {{IEEE}},
year = {2012},
url = {https://doi.org/10.1109/BSN.2012.30},
doi = {10.1109/BSN.2012.30},
timestamp = {Thu, 23 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/bsn/GrassiRBS12.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/codes/GrassiBRAS12,
author = {Paolo Roberto Grassi and
Ivan Beretta and
Vincenzo Rana and
David Atienza and
Donatella Sciuto},
editor = {Ahmed Jerraya and
Luca P. Carloni and
Naehyuck Chang and
Franco Fummi},
title = {Knowledge-based design space exploration of wireless sensor networks},
booktitle = {Proceedings of the 10th International Conference on Hardware/Software
Codesign and System Synthesis, {CODES+ISSS} 2012, part of ESWeek '12
Eighth Embedded Systems Week, Tampere, Finland, October 7-12, 2012},
pages = {225--234},
publisher = {{ACM}},
year = {2012},
url = {https://doi.org/10.1145/2380445.2380484},
doi = {10.1145/2380445.2380484},
timestamp = {Sat, 19 Oct 2019 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/codes/GrassiBRAS12.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/dac/BerettaRKGRA12,
author = {Ivan Beretta and
Francisco J. Rinc{\'{o}}n and
Nadia Khaled and
Paolo Roberto Grassi and
Vincenzo Rana and
David Atienza},
editor = {Patrick Groeneveld and
Donatella Sciuto and
Soha Hassoun},
title = {Design exploration of energy-performance trade-offs for wireless sensor
networks},
booktitle = {The 49th Annual Design Automation Conference 2012, {DAC} '12, San
Francisco, CA, USA, June 3-7, 2012},
pages = {1043--1048},
publisher = {{ACM}},
year = {2012},
url = {https://doi.org/10.1145/2228360.2228549},
doi = {10.1145/2228360.2228549},
timestamp = {Sat, 19 Oct 2019 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/dac/BerettaRKGRA12.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/dsd/GrassiRBS12,
author = {Paolo Roberto Grassi and
Vincenzo Rana and
Ivan Beretta and
Donatella Sciuto},
title = {Tacit Consent: {A} Technique to Reduce Redundant Transmissions from
Spatially Correlated Nodes in Wireless Sensor Networks},
booktitle = {15th Euromicro Conference on Digital System Design, {DSD} 2012, Cesme,
Izmir, Turkey, September 5-8, 2012},
pages = {874--881},
publisher = {{IEEE} Computer Society},
year = {2012},
url = {https://doi.org/10.1109/DSD.2012.125},
doi = {10.1109/DSD.2012.125},
timestamp = {Thu, 23 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/dsd/GrassiRBS12.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/latw/BerettaRKGRAS12,
author = {Ivan Beretta and
Francisco J. Rinc{\'{o}}n and
Nadia Khaled and
Paolo Roberto Grassi and
Vincenzo Rana and
David Atienza and
Donatella Sciuto},
title = {Model-based design for wireless body sensor network nodes},
booktitle = {13th Latin American Test Workshop, {LATW} 2012, Quito, Ecuador, April
10-13, 2012},
pages = {1--6},
publisher = {{IEEE} Computer Society},
year = {2012},
url = {https://doi.org/10.1109/LATW.2012.6261244},
doi = {10.1109/LATW.2012.6261244},
timestamp = {Thu, 23 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/latw/BerettaRKGRAS12.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/esl/BerettaRAS11,
author = {Ivan Beretta and
Vincenzo Rana and
David Atienza and
Donatella Sciuto},
title = {Island-Based Adaptable Embedded System Design},
journal = {{IEEE} Embed. Syst. Lett.},
volume = {3},
number = {2},
pages = {53--57},
year = {2011},
url = {https://doi.org/10.1109/LES.2011.2115991},
doi = {10.1109/LES.2011.2115991},
timestamp = {Thu, 10 Sep 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/esl/BerettaRAS11.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tcad/BerettaRAS11,
author = {Ivan Beretta and
Vincenzo Rana and
David Atienza and
Donatella Sciuto},
title = {A Mapping Flow for Dynamically Reconfigurable Multi-Core System-on-Chip
Design},
journal = {{IEEE} Trans. Comput. Aided Des. Integr. Circuits Syst.},
volume = {30},
number = {8},
pages = {1211--1224},
year = {2011},
url = {https://doi.org/10.1109/TCAD.2011.2138140},
doi = {10.1109/TCAD.2011.2138140},
timestamp = {Thu, 24 Sep 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/tcad/BerettaRAS11.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/date/BruschiPRS11,
author = {Francesco Bruschi and
Francesco Perini and
Vincenzo Rana and
Donatella Sciuto},
title = {An efficient Quantum-Dot Cellular Automata adder},
booktitle = {Design, Automation and Test in Europe, {DATE} 2011, Grenoble, France,
March 14-18, 2011},
pages = {1220--1223},
publisher = {{IEEE}},
year = {2011},
url = {https://doi.org/10.1109/DATE.2011.5763318},
doi = {10.1109/DATE.2011.5763318},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/date/BruschiPRS11.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/date/AkinBNRSA11,
author = {Abdulkadir Akin and
Ivan Beretta and
A. A. Nacci and
Vincenzo Rana and
Marco D. Santambrogio and
David Atienza},
title = {A high-performance parallel implementation of the Chambolle algorithm},
booktitle = {Design, Automation and Test in Europe, {DATE} 2011, Grenoble, France,
March 14-18, 2011},
pages = {1436--1441},
publisher = {{IEEE}},
year = {2011},
url = {https://doi.org/10.1109/DATE.2011.5763232},
doi = {10.1109/DATE.2011.5763232},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/date/AkinBNRSA11.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fpl/ClementeRSBA11,
author = {Juan Antonio Clemente and
Vincenzo Rana and
Donatella Sciuto and
Ivan Beretta and
David Atienza},
title = {A Hybrid Mapping-Scheduling Technique for Dynamically Reconfigurable
Hardware},
booktitle = {International Conference on Field Programmable Logic and Applications,
{FPL} 2011, September 5-7, Chania, Crete, Greece},
pages = {177--180},
publisher = {{IEEE} Computer Society},
year = {2011},
url = {https://doi.org/10.1109/FPL.2011.40},
doi = {10.1109/FPL.2011.40},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/fpl/ClementeRSBA11.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/samos/BruschiMR11,
author = {Francesco Bruschi and
Antonio Miele and
Vincenzo Rana},
editor = {Luigi Carro and
Andy D. Pimentel},
title = {On-chip network resource management design and validation},
booktitle = {2011 International Conference on Embedded Computer Systems: Architectures,
Modeling, and Simulation, {SAMOS} XI, Samos, Greece, July 18-21, 2011},
pages = {249--254},
publisher = {{IEEE}},
year = {2011},
url = {https://doi.org/10.1109/SAMOS.2011.6045468},
doi = {10.1109/SAMOS.2011.6045468},
timestamp = {Sat, 19 Oct 2019 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/samos/BruschiMR11.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/estimedia/SantambrogioRBS10,
author = {Marco D. Santambrogio and
Vincenzo Rana and
Ivan Beretta and
Donatella Sciuto},
title = {Operating system runtime management of partially dynamically reconfigurable
embedded systems},
booktitle = {8th {IEEE} Workshop on Embedded Systems for Real-Time Multimedia,
ESTIMedia 2010, 28-29 October 2010, Scottsdale, AZ, {USA}},
pages = {1--10},
publisher = {{IEEE} Computer Society},
year = {2010},
url = {https://doi.org/10.1109/ESTMED.2010.5666975},
doi = {10.1109/ESTMED.2010.5666975},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/estimedia/SantambrogioRBS10.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fpl/BruschiPR10,
author = {Francesco Bruschi and
Marco Paolieri and
Vincenzo Rana},
title = {A Reconfigurable System Based on a Parallel and Pipelined Solution
for Regular Expression Matching},
booktitle = {International Conference on Field Programmable Logic and Applications,
{FPL} 2010, August 31 2010 - September 2, 2010, Milano, Italy},
pages = {44--49},
publisher = {{IEEE} Computer Society},
year = {2010},
url = {https://doi.org/10.1109/FPL.2010.20},
doi = {10.1109/FPL.2010.20},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/fpl/BruschiPR10.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/glvlsi/RanaS10,
author = {Vincenzo Rana and
Donatella Sciuto},
editor = {R. Iris Bahar and
Fabrizio Lombardi and
David Atienza and
Erik Brunvand},
title = {A novel design framework for the design of reconfigurable systems
based on NoCs},
booktitle = {Proceedings of the 20th {ACM} Great Lakes Symposium on {VLSI} 2009,
Providence, Rhode Island, USA, May 16-18 2010},
pages = {1--2},
publisher = {{ACM}},
year = {2010},
url = {https://doi.org/10.1145/1785481.1785483},
doi = {10.1145/1785481.1785483},
timestamp = {Tue, 06 Nov 2018 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/glvlsi/RanaS10.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iscas/BerettaRAS10,
author = {Ivan Beretta and
Vincenzo Rana and
David Atienza and
Donatella Sciuto},
title = {Run-time mapping of applications on FPGA-based reconfigurable systems},
booktitle = {International Symposium on Circuits and Systems {(ISCAS} 2010), May
30 - June 2, 2010, Paris, France},
pages = {3329--3332},
publisher = {{IEEE}},
year = {2010},
url = {https://doi.org/10.1109/ISCAS.2010.5537893},
doi = {10.1109/ISCAS.2010.5537893},
timestamp = {Sat, 19 Oct 2019 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/iscas/BerettaRAS10.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/codes/RanaMASBS09,
author = {Vincenzo Rana and
Srinivasan Murali and
David Atienza and
Marco D. Santambrogio and
Luca Benini and
Donatella Sciuto},
editor = {Wolfgang Rosenstiel and
Kazutoshi Wakabayashi},
title = {Minimization of the reconfiguration latency for the mapping of applications
on FPGA-based systems},
booktitle = {Proceedings of the 7th International Conference on Hardware/Software
Codesign and System Synthesis, {CODES+ISSS} 2009, Grenoble, France,
October 11-16, 2009},
pages = {325--334},
publisher = {{ACM}},
year = {2009},
url = {https://doi.org/10.1145/1629435.1629480},
doi = {10.1145/1629435.1629480},
timestamp = {Fri, 27 Mar 2020 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/codes/RanaMASBS09.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/glvlsi/CozziFMRSS09,
author = {Dario Cozzi and
Claudia Far{\`{e}} and
Alessandro Meroni and
Vincenzo Rana and
Marco D. Santambrogio and
Donatella Sciuto},
editor = {Fabrizio Lombardi and
Sanjukta Bhanja and
Yehia Massoud and
R. Iris Bahar},
title = {Reconfigurable NoC design flow for multiple applications run-time
mapping on {FPGA} devices},
booktitle = {Proceedings of the 19th {ACM} Great Lakes Symposium on {VLSI} 2009,
Boston Area, MA, USA, May 10-12 2009},
pages = {421--424},
publisher = {{ACM}},
year = {2009},
url = {https://doi.org/10.1145/1531542.1531638},
doi = {10.1145/1531542.1531638},
timestamp = {Sat, 19 Oct 2019 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/glvlsi/CozziFMRSS09.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/ipps/BerettaRSS09,
author = {Ivan Beretta and
Vincenzo Rana and
Marco D. Santambrogio and
Donatella Sciuto},
title = {On-line task management for a reconfigurable cryptographic architecture},
booktitle = {23rd {IEEE} International Symposium on Parallel and Distributed Processing,
{IPDPS} 2009, Rome, Italy, May 23-29, 2009},
pages = {1--4},
publisher = {{IEEE}},
year = {2009},
url = {https://doi.org/10.1109/IPDPS.2009.5161211},
doi = {10.1109/IPDPS.2009.5161211},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/ipps/BerettaRSS09.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/aspdac/CurinoFRRSS08,
author = {Carlo Curino and
Luca Fossati and
Vincenzo Rana and
Francesco Redaelli and
Marco D. Santambrogio and
Donatella Sciuto},
editor = {Chong{-}Min Kyung and
Kiyoung Choi and
Soonhoi Ha},
title = {The Shining embedded system design methodology based on self dynamic
reconfigurable architectures},
booktitle = {Proceedings of the 13th Asia South Pacific Design Automation Conference,
{ASP-DAC} 2008, Seoul, Korea, January 21-24, 2008},
pages = {595--600},
publisher = {{IEEE}},
year = {2008},
url = {https://doi.org/10.1109/ASPDAC.2008.4484021},
doi = {10.1109/ASPDAC.2008.4484021},
timestamp = {Sat, 19 Oct 2019 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/aspdac/CurinoFRRSS08.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/delta/CuoccioGRSS08,
author = {Andrea Cuoccio and
Paolo Roberto Grassi and
Vincenzo Rana and
Marco D. Santambrogio and
Donatella Sciuto},
title = {A Generation Flow for Self-Reconfiguration Controllers Customization},
booktitle = {4th {IEEE} International Symposium on Electronic Design, Test and
Applications, {DELTA} 2008, Hong Kong, January 23-25, 2008},
pages = {279--284},
publisher = {{IEEE} Computer Society},
year = {2008},
url = {https://doi.org/10.1109/DELTA.2008.35},
doi = {10.1109/DELTA.2008.35},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/delta/CuoccioGRSS08.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/delta/MeroniRSS08,
author = {Alessandro Meroni and
Vincenzo Rana and
Marco D. Santambrogio and
Donatella Sciuto},
title = {A Requirements-Driven Reconfigurable SoC Communication Infrastructure
Design Flow},
booktitle = {4th {IEEE} International Symposium on Electronic Design, Test and
Applications, {DELTA} 2008, Hong Kong, January 23-25, 2008},
pages = {405--409},
publisher = {{IEEE} Computer Society},
year = {2008},
url = {https://doi.org/10.1109/DELTA.2008.127},
doi = {10.1109/DELTA.2008.127},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/delta/MeroniRSS08.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/estimedia/RanaMCSB08,
author = {Vincenzo Rana and
Matteo Matteucci and
Daniele Caltabiano and
Roberto Sannino and
Andrea Bonarini},
editor = {Petru Eles and
Andy D. Pimentel},
title = {Low cost smartcams design},
booktitle = {Proceedings of the 6th {IEEE/ACM/IFIP} Workshop on Embedded Systems
for Real-Time Multimedia, ESTIMedia 2008, Atlanta, Georgia, USA, 23-24
October 2008},
pages = {27--32},
publisher = {{IEEE} Computer Society},
year = {2008},
url = {https://doi.org/10.1109/ESTMED.2008.4696990},
doi = {10.1109/ESTMED.2008.4696990},
timestamp = {Thu, 17 Feb 2022 09:36:04 +0100},
biburl = {https://dblp.org/rec/conf/estimedia/RanaMCSB08.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/estimedia/BruschiRS08,
author = {Francesco Bruschi and
Vincenzo Rana and
Donatella Sciuto},
editor = {Petru Eles and
Andy D. Pimentel},
title = {An architecture for dynamically reconfigurable real time audio processing
systems},
booktitle = {Proceedings of the 6th {IEEE/ACM/IFIP} Workshop on Embedded Systems
for Real-Time Multimedia, ESTIMedia 2008, Atlanta, Georgia, USA, 23-24
October 2008},
pages = {81--86},
publisher = {{IEEE} Computer Society},
year = {2008},
url = {https://doi.org/10.1109/ESTMED.2008.4697001},
doi = {10.1109/ESTMED.2008.4697001},
timestamp = {Thu, 17 Feb 2022 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/estimedia/BruschiRS08.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fdl/MeroniRSB08,
author = {Alessandro Meroni and
Vincenzo Rana and
Marco D. Santambrogio and
Francesco Bruschi},
title = {A Requirements-Driven Simulation Framework for Communication Infrastructures
Design},
booktitle = {Forum on specification and Design Languages, {FDL} 2008, September
23-25, 2008, Stuttgart, Germany, Proceedings},
pages = {111--117},
publisher = {{IEEE}},
year = {2008},
url = {https://doi.org/10.1109/FDL.2008.4641431},
doi = {10.1109/FDL.2008.4641431},
timestamp = {Sat, 19 Oct 2019 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/fdl/MeroniRSB08.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fdl/MeroniRSB08a,
author = {Alessandro Meroni and
Vincenzo Rana and
Marco D. Santambrogio and
Francesco Bruschi},
editor = {Martin Radetzki},
title = {Design of Communication Infrastructures for Reconfigurable Systems},
booktitle = {Languages for Embedded Systems and their Applications - Selected Contributions
on Specification, Design, and Verification from FDL'08, September
23-25, 2008, Stuttgart, Germany},
series = {Lecture Notes in Electrical Engineering},
volume = {36},
pages = {291--307},
year = {2008},
url = {https://doi.org/10.1007/978-1-4020-9714-0\_19},
doi = {10.1007/978-1-4020-9714-0\_19},
timestamp = {Sat, 19 Oct 2019 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/fdl/MeroniRSB08a.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fpl/SantambrogioRS08,
author = {Marco D. Santambrogio and
Vincenzo Rana and
Donatella Sciuto},
title = {Operating system support for online partial dynamic reconfiguration
management},
booktitle = {{FPL} 2008, International Conference on Field Programmable Logic and
Applications, Heidelberg, Germany, 8-10 September 2008},
pages = {455--458},
publisher = {{IEEE}},
year = {2008},
url = {https://doi.org/10.1109/FPL.2008.4629982},
doi = {10.1109/FPL.2008.4629982},
timestamp = {Sat, 19 Oct 2019 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/fpl/SantambrogioRS08.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/ipps/MontoneRSS08,
author = {Alessio Montone and
Vincenzo Rana and
Marco D. Santambrogio and
Donatella Sciuto},
title = {{HARPE:} {A} Harvard-based processing element tailored for partial
dynamic reconfigurable architectures},
booktitle = {22nd {IEEE} International Symposium on Parallel and Distributed Processing,
{IPDPS} 2008, Miami, Florida USA, April 14-18, 2008},
pages = {1--8},
publisher = {{IEEE}},
year = {2008},
url = {https://doi.org/10.1109/IPDPS.2008.4536507},
doi = {10.1109/IPDPS.2008.4536507},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/ipps/MontoneRSS08.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/samos/CorbettaRSS08,
author = {Simone Corbetta and
Vincenzo Rana and
Marco D. Santambrogio and
Donatella Sciuto},
editor = {Walid A. Najjar and
Holger Blume},
title = {A light-weight Network-on-Chip architecture for dynamically reconfigurable
systems},
booktitle = {Proceedings of the 2008 International Conference on Embedded Computer
Systems: Architectures, Modeling and Simulation {(IC-SAMOS} 2008),
Samos, Greece, July 21-24, 2008},
pages = {49--56},
publisher = {{IEEE}},
year = {2008},
url = {https://doi.org/10.1109/ICSAMOS.2008.4664846},
doi = {10.1109/ICSAMOS.2008.4664846},
timestamp = {Sat, 19 Oct 2019 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/samos/CorbettaRSS08.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/vlsi/RanaASSM08,
author = {Vincenzo Rana and
David Atienza and
Marco D. Santambrogio and
Donatella Sciuto and
Giovanni De Micheli},
editor = {Christian Piguet and
Ricardo Reis and
Dimitrios Soudris},
title = {A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor
SoC Communication},
booktitle = {VLSI-SoC: Design Methodologies for SoC and SiP - 16th {IFIP} {WG}
10.5/IEEE International Conference on Very Large Scale Integration,
VLSI-SoC 2008, Rhodes Island, Greece, October 13-15, 2008, Revised
Selected Papers},
series = {{IFIP} Advances in Information and Communication Technology},
volume = {313},
pages = {232--250},
publisher = {Springer},
year = {2008},
url = {https://doi.org/10.1007/978-3-642-12267-5\_13},
doi = {10.1007/978-3-642-12267-5\_13},
timestamp = {Tue, 22 Oct 2019 15:21:19 +0200},
biburl = {https://dblp.org/rec/conf/vlsi/RanaASSM08.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iccad/SantambrogioMRAS07,
author = {Marco D. Santambrogio and
Seda Ogrenci Memik and
Vincenzo Rana and
Umut A. Acar and
Donatella Sciuto},
editor = {Georges G. E. Gielen},
title = {A novel SoC design methodology combining adaptive software and reconfigurable
hardware},
booktitle = {2007 International Conference on Computer-Aided Design, {ICCAD} 2007,
San Jose, CA, USA, November 5-8, 2007},
pages = {303--308},
publisher = {{IEEE} Computer Society},
year = {2007},
url = {https://doi.org/10.1109/ICCAD.2007.4397281},
doi = {10.1109/ICCAD.2007.4397281},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/iccad/SantambrogioMRAS07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/ipps/RanaSSKKPR07,
author = {Vincenzo Rana and
Marco D. Santambrogio and
Donatella Sciuto and
Boris Kettelhoit and
Markus K{\"{o}}ster and
Mario Porrmann and
Ulrich R{\"{u}}ckert},
title = {Partial Dynamic Reconfiguration in a Multi-FPGA Clustered Architecture
Based on Linux},
booktitle = {21th International Parallel and Distributed Processing Symposium {(IPDPS}
2007), Proceedings, 26-30 March 2007, Long Beach, California, {USA}},
pages = {1--8},
publisher = {{IEEE}},
year = {2007},
url = {https://doi.org/10.1109/IPDPS.2007.370363},
doi = {10.1109/IPDPS.2007.370363},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/ipps/RanaSSKKPR07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iscas/RanaSS07,
author = {Vincenzo Rana and
Marco D. Santambrogio and
Donatella Sciuto},
title = {Dynamic Reconfigurability in Embedded System Design},
booktitle = {International Symposium on Circuits and Systems {(ISCAS} 2007), 27-20
May 2007, New Orleans, Louisiana, {USA}},
pages = {2734--2737},
publisher = {{IEEE}},
year = {2007},
url = {https://doi.org/10.1109/ISCAS.2007.378618},
doi = {10.1109/ISCAS.2007.378618},
timestamp = {Wed, 16 Oct 2019 14:14:49 +0200},
biburl = {https://dblp.org/rec/conf/iscas/RanaSS07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/vlsi/RanaSSS07a,
author = {Vincenzo Rana and
Chiara Sandionigi and
Marco D. Santambrogio and
Donatella Sciuto},
title = {An adaptive genetic algorithm for dynamically reconfigurable modules
allocation},
booktitle = {VLSI-SoC: Advanced Topics on Systems on a Chip - {A} Selection of
Extended Versions of the Best Papers of the Fourteenth International
Conference on Very Large Scale Integration of System on Chip (VLSI-SoC2007),
October 15-17, 2007, Atlanta, {USA}},
series = {{IFIP}},
volume = {291},
pages = {1--18},
publisher = {Springer},
year = {2007},
url = {https://doi.org/10.1007/978-0-387-89558-1\_12},
doi = {10.1007/978-0-387-89558-1\_12},
timestamp = {Sat, 19 Oct 2019 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/vlsi/RanaSSS07a.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/vlsi/RanaSSS07,
author = {Vincenzo Rana and
Chiara Sandionigi and
Marco D. Santambrogio and
Donatella Sciuto},
title = {An adaptive genetic algorithm for dynamically reconfigurable modules
allocation},
booktitle = {{IFIP} VLSI-SoC 2007, {IFIP} {WG} 10.5 International Conference on
Very Large Scale Integration of System-on-Chip, Atlanta, GA, USA,
15-17 October 2007},
pages = {128--133},
publisher = {{IEEE}},
year = {2007},
url = {https://doi.org/10.1109/VLSISOC.2007.4402485},
doi = {10.1109/VLSISOC.2007.4402485},
timestamp = {Sat, 19 Oct 2019 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/vlsi/RanaSSS07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fpt/RanaSMS06,
author = {Vincenzo Rana and
Marco D. Santambrogio and
Seda Ogrenci Memik and
Donatella Sciuto},
editor = {George A. Constantinides and
Wai{-}Kei Mak and
Phaophak Sirisuk and
Theerayod Wiangtong},
title = {Combining hardware reconfiguration and adaptive computation for a
novel SoC design methodology},
booktitle = {2006 {IEEE} International Conference on Field Programmable Technology,
{FPT} 2006, Bangkok, Thailand, December 13-15, 2006},
pages = {293--296},
publisher = {{IEEE}},
year = {2006},
url = {https://doi.org/10.1109/FPT.2006.270331},
doi = {10.1109/FPT.2006.270331},
timestamp = {Sat, 19 Oct 2019 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/fpt/RanaSMS06.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/ipps/FerrandiFPRS06,
author = {Fabrizio Ferrandi and
Giovanna Ferrara and
Roberto Palazzo and
Vincenzo Rana and
Marco D. Santambrogio},
title = {{VHDL} to {FPGA} automatic IP-Core generation: a case study on Xilinx
design flow},
booktitle = {20th International Parallel and Distributed Processing Symposium {(IPDPS}
2006), Proceedings, 25-29 April 2006, Rhodes Island, Greece},
publisher = {{IEEE}},
year = {2006},
url = {https://doi.org/10.1109/IPDPS.2006.1639491},
doi = {10.1109/IPDPS.2006.1639491},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/ipps/FerrandiFPRS06.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/vlsi/MurgidaPRSS06,
author = {Matteo Murgida and
Alessandro Panella and
Vincenzo Rana and
Marco D. Santambrogio and
Donatella Sciuto},
title = {Fast IP-Core Generation in a Partial Dynamic Reconfiguration Workflow},
booktitle = {{IFIP} VLSI-SoC 2006, {IFIP} {WG} 10.5 International Conference on
Very Large Scale Integration of System-on-Chip, Nice, France, 16-18
October 2006},
pages = {74--79},
publisher = {{IEEE}},
year = {2006},
url = {https://doi.org/10.1109/VLSISOC.2006.313207},
doi = {10.1109/VLSISOC.2006.313207},
timestamp = {Sat, 19 Oct 2019 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/vlsi/MurgidaPRSS06.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
a service of 
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-04-25 02:19 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
