Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDBibTeX records: Pierre G. Paulin
@inproceedings{DBLP:conf/newcas/CheikhNTBP14,
author = {Taieb Lamine Ben Cheikh and
Gabriela Nicolescu and
Jelena Trajkovic and
Youcef Bouchebaba and
Pierre G. Paulin},
title = {Fast and accurate implementation of Canny edge detector on embedded
many-core platform},
booktitle = {{IEEE} 12th International New Circuits and Systems Conference, {NEWCAS}
2014, Trois-Rivieres, QC, Canada, June 22-25, 2014},
pages = {401--404},
publisher = {{IEEE}},
year = {2014},
url = {https://doi.org/10.1109/NEWCAS.2014.6934067},
doi = {10.1109/NEWCAS.2014.6934067},
timestamp = {Sun, 25 Oct 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/newcas/CheikhNTBP14.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/BeuxONBP13,
author = {S{\'{e}}bastien Le Beux and
Ian O'Connor and
Gabriela Nicolescu and
Guy Bois and
Pierre G. Paulin},
title = {Reduction methods for adapting optical network on chip topologies
to 3D architectures},
journal = {Microprocess. Microsystems},
volume = {37},
number = {1},
pages = {87--98},
year = {2013},
url = {https://doi.org/10.1016/j.micpro.2012.11.001},
doi = {10.1016/J.MICPRO.2012.11.001},
timestamp = {Sun, 25 Jul 2021 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/mam/BeuxONBP13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tecs/PaulinOGLB13,
author = {Pierre G. Paulin and
Ali Erdem {\"{O}}zcan and
Vincent Gagn{\'{e}} and
Bruno Lavigueur and
Olivier Benny},
title = {Parallel programming patterns for multi-processor SoC: Application
to video processing},
journal = {{ACM} Trans. Embed. Comput. Syst.},
volume = {12},
number = {1s},
pages = {47:1--47:25},
year = {2013},
url = {https://doi.org/10.1145/2435227.2435243},
doi = {10.1145/2435227.2435243},
timestamp = {Tue, 08 Sep 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/tecs/PaulinOGLB13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/aspdac/HelmstetterBLCVLPPF13,
author = {Claude Helmstetter and
Sylvain Basset and
Romain Lemaire and
Fabien Clermidy and
Pascal Vivet and
Michel Langevin and
Chuck Pilkington and
Pierre G. Paulin and
Didier Fuin},
title = {A dynamic stream link for efficient data flow control in NoC based
heterogeneous MPSoC},
booktitle = {18th Asia and South Pacific Design Automation Conference, {ASP-DAC}
2013, Yokohama, Japan, January 22-25, 2013},
pages = {41--46},
publisher = {{IEEE}},
year = {2013},
url = {https://doi.org/10.1109/ASPDAC.2013.6509556},
doi = {10.1109/ASPDAC.2013.6509556},
timestamp = {Wed, 16 Oct 2019 14:14:52 +0200},
biburl = {https://dblp.org/rec/conf/aspdac/HelmstetterBLCVLPPF13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/cases/LepleyPF13,
author = {Thierry Lepley and
Pierre G. Paulin and
Eric Flamand},
title = {A novel compilation approach for image processing graphs on a many-core
platform with explicitly managed memory},
booktitle = {International Conference on Compilers, Architecture and Synthesis
for Embedded Systems, {CASES} 2013, Montreal, QC, Canada, September
29 - October 4, 2013},
pages = {6:1--6:10},
publisher = {{IEEE}},
year = {2013},
url = {https://doi.org/10.1109/CASES.2013.6662510},
doi = {10.1109/CASES.2013.6662510},
timestamp = {Wed, 16 Oct 2019 14:14:51 +0200},
biburl = {https://dblp.org/rec/conf/cases/LepleyPF13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/estimedia/Paulin13,
author = {Pierre G. Paulin},
title = {Mapping data-intensive applications to an explicitly managed memory
architecture: Challenges and solutions},
booktitle = {The 11th {IEEE} Symposium on Embedded Systems for Real-time Multimedia,
Montreal, QC, Canada, October 3-4, 2013},
pages = {1},
publisher = {{IEEE}},
year = {2013},
url = {https://doi.org/10.1109/ESTIMedia.2013.6704494},
doi = {10.1109/ESTIMEDIA.2013.6704494},
timestamp = {Thu, 17 Feb 2022 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/estimedia/Paulin13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/spe/BouchebabaOPN12,
author = {Youcef Bouchebaba and
Ali Erdem {\"{O}}zcan and
Pierre G. Paulin and
Gabriela Nicolescu},
title = {MpAssign: a framework for solving the many-core platform mapping problem},
journal = {Softw. Pract. Exp.},
volume = {42},
number = {7},
pages = {891--915},
year = {2012},
url = {https://doi.org/10.1002/spe.1157},
doi = {10.1002/SPE.1157},
timestamp = {Thu, 09 Apr 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/spe/BouchebabaOPN12.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tecs/GirodiasIBNALP12,
author = {Bruno Girodias and
Luiza Gheorghe Iugan and
Youcef Bouchebaba and
Gabriela Nicolescu and
El Mostapha Aboulhamid and
Michel Langevin and
Pierre G. Paulin},
title = {Integrating Memory Optimization with Mapping Algorithms for Multi-Processors
System-on-Chip},
journal = {{ACM} Trans. Embed. Comput. Syst.},
volume = {11},
number = {3},
pages = {64:1--64:26},
year = {2012},
url = {https://doi.org/10.1145/2345770.2345776},
doi = {10.1145/2345770.2345776},
timestamp = {Tue, 08 Sep 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/tecs/GirodiasIBNALP12.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:journals/corr/Al-AkhrasTNLP13,
author = {Salim Ismail Al{-}Akhras and
Sofi{\`{e}}ne Tahar and
Gabriela Nicolescu and
Michel Langevin and
Pierre G. Paulin},
editor = {Adel Bouhoula and
Tetsuo Ida and
Fairouz Kamareddine},
title = {On the Verification of a WiMax Design Using Symbolic Simulation},
booktitle = {Proceedings Fourth International Symposium on Symbolic Computation
in Software Science, {SCSS} 2012, Gammarth, Tunisia, 15-17 December
2012},
series = {{EPTCS}},
volume = {122},
pages = {23--37},
year = {2012},
url = {https://doi.org/10.4204/EPTCS.122.3},
doi = {10.4204/EPTCS.122.3},
timestamp = {Wed, 12 Sep 2018 01:05:15 +0200},
biburl = {https://dblp.org/rec/journals/corr/Al-AkhrasTNLP13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/dac/Paulin11,
author = {Pierre G. Paulin},
editor = {Leon Stok and
Nikil D. Dutt and
Soha Hassoun},
title = {Programming challenges {\&} solutions for multi-processor SoCs:
an industrial perspective},
booktitle = {Proceedings of the 48th Design Automation Conference, {DAC} 2011,
San Diego, California, USA, June 5-10, 2011},
pages = {262--267},
publisher = {{ACM}},
year = {2011},
url = {https://doi.org/10.1145/2024724.2024785},
doi = {10.1145/2024724.2024785},
timestamp = {Tue, 06 Nov 2018 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/dac/Paulin11.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/date/BeuxTONBP11,
author = {S{\'{e}}bastien Le Beux and
Jelena Trajkovic and
Ian O'Connor and
Gabriela Nicolescu and
Guy Bois and
Pierre G. Paulin},
title = {Optical Ring Network-on-Chip (ORNoC): Architecture and design methodology},
booktitle = {Design, Automation and Test in Europe, {DATE} 2011, Grenoble, France,
March 14-18, 2011},
pages = {788--793},
publisher = {{IEEE}},
year = {2011},
url = {https://doi.org/10.1109/DATE.2011.5763134},
doi = {10.1109/DATE.2011.5763134},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/date/BeuxTONBP11.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/esl/BeuxTONBP10,
author = {S{\'{e}}bastien Le Beux and
Jelena Trajkovic and
Ian O'Connor and
Gabriela Nicolescu and
Guy Bois and
Pierre G. Paulin},
title = {Multi-Optical Network-on-Chip for Large Scale MPSoC},
journal = {{IEEE} Embed. Syst. Lett.},
volume = {2},
number = {3},
pages = {77--80},
year = {2010},
url = {https://doi.org/10.1109/LES.2010.2057407},
doi = {10.1109/LES.2010.2057407},
timestamp = {Sun, 25 Jul 2021 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/esl/BeuxTONBP10.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/jsa/BeuxBNBLP10,
author = {S{\'{e}}bastien Le Beux and
Guy Bois and
Gabriela Nicolescu and
Youcef Bouchebaba and
Michel Langevin and
Pierre G. Paulin},
title = {Combining mapping and partitioning exploration for NoC-based embedded
systems},
journal = {J. Syst. Archit.},
volume = {56},
number = {7},
pages = {223--232},
year = {2010},
url = {https://doi.org/10.1016/j.sysarc.2010.03.005},
doi = {10.1016/J.SYSARC.2010.03.005},
timestamp = {Mon, 24 Feb 2020 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/jsa/BeuxBNBLP10.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iscas/BeuxNBP10,
author = {S{\'{e}}bastien Le Beux and
Gabriela Nicolescu and
Guy Bois and
Pierre G. Paulin},
title = {A system-level exploration flow for optica network on chip (ONoC)
in 3D MPSoC},
booktitle = {International Symposium on Circuits and Systems {(ISCAS} 2010), May
30 - June 2, 2010, Paris, France},
pages = {3613--3616},
publisher = {{IEEE}},
year = {2010},
url = {https://doi.org/10.1109/ISCAS.2010.5537794},
doi = {10.1109/ISCAS.2010.5537794},
timestamp = {Wed, 16 Oct 2019 14:14:49 +0200},
biburl = {https://dblp.org/rec/conf/iscas/BeuxNBP10.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/rsp/BouchebabaPOLLBN10,
author = {Youcef Bouchebaba and
Pierre G. Paulin and
Ali Erdem {\"{O}}zcan and
Bruno Lavigueur and
Michel Langevin and
Olivier Benny and
Gabriela Nicolescu},
title = {MpAssign: {A} framework for solving the many-core platform mapping
problem},
booktitle = {Proceedings of the 21st {IEEE} International Symposium on Rapid System
Prototyping, {RSP} 2010, Fairfax, VA, USA, 8-11 June, 2010},
pages = {1--7},
publisher = {{IEEE}},
year = {2010},
url = {https://doi.org/10.1109/RSP.2010.5656327},
doi = {10.1109/RSP.2010.5656327},
timestamp = {Wed, 16 Oct 2019 14:14:50 +0200},
biburl = {https://dblp.org/rec/conf/rsp/BouchebabaPOLLBN10.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/rsp/GirodiasGBNALP10,
author = {Bruno Girodias and
Luiza Gheorghe and
Youcef Bouchebaba and
Gabriela Nicolescu and
El Mostapha Aboulhamid and
Michel Langevin and
Pierre G. Paulin},
title = {Combining memory optimization with mapping of multimedia applications
for multi-processors system-on-chip},
booktitle = {Proceedings of the 21st {IEEE} International Symposium on Rapid System
Prototyping, {RSP} 2010, Fairfax, VA, USA, 8-11 June, 2010},
pages = {1--9},
publisher = {{IEEE}},
year = {2010},
url = {https://doi.org/10.1109/RSP.2010.5656435},
doi = {10.1109/RSP.2010.5656435},
timestamp = {Thu, 25 May 2017 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/rsp/GirodiasGBNALP10.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/vlsisp/GirodiasBNAPL09,
author = {Bruno Girodias and
Youcef Bouchebaba and
Gabriela Nicolescu and
El Mostapha Aboulhamid and
Pierre G. Paulin and
Bruno Lavigueur},
title = {Multiprocessor, Multithreading and Memory Optimization for On-Chip
Multimedia Applications},
journal = {J. Signal Process. Syst.},
volume = {57},
number = {2},
pages = {263--283},
year = {2009},
url = {https://doi.org/10.1007/s11265-008-0293-4},
doi = {10.1007/S11265-008-0293-4},
timestamp = {Thu, 12 Mar 2020 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/vlsisp/GirodiasBNAPL09.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/ahs/BeuxNBBLP09,
author = {S{\'{e}}bastien Le Beux and
Gabriela Nicolescu and
Guy Bois and
Youcef Bouchebaba and
Michel Langevin and
Pierre G. Paulin},
editor = {Martin Suess and
Tughrul Arslan and
Didier Keymeulen and
Adrian Stoica and
Ahmet T. Erdogan and
David Merodio},
title = {Optimizing Configuration and Application Mapping for MPSoC Architectures},
booktitle = {{NASA/ESA} Conference on Adaptive Hardware and Systems, {AHS} 2009,
San Francisco, California, USA, July 29 - August 1, 2009},
pages = {474--481},
publisher = {{IEEE} Computer Society},
year = {2009},
url = {https://doi.org/10.1109/AHS.2009.35},
doi = {10.1109/AHS.2009.35},
timestamp = {Thu, 23 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/ahs/BeuxNBBLP09.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/codes/SchlieckerNNPE08,
author = {Simon Schliecker and
Mircea Negrean and
Gabriela Nicolescu and
Pierre G. Paulin and
Rolf Ernst},
editor = {Catherine H. Gebotys and
Grant Martin},
title = {Reliable performance analysis of a multicore multithreaded system-on-chip},
booktitle = {Proceedings of the 6th International Conference on Hardware/Software
Codesign and System Synthesis, {CODES+ISSS} 2008, Atlanta, GA, USA,
October 19-24, 2008},
pages = {161--166},
publisher = {{ACM}},
year = {2008},
url = {https://doi.org/10.1145/1450135.1450172},
doi = {10.1145/1450135.1450172},
timestamp = {Mon, 26 Nov 2018 12:14:45 +0100},
biburl = {https://dblp.org/rec/conf/codes/SchlieckerNNPE08.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/dac/HaritanHYPWNWM08,
author = {Eshel Haritan and
Toshihiro Hattori and
Hiroyuki Yagi and
Pierre G. Paulin and
Wayne H. Wolf and
Achim Nohl and
Drew Wingard and
Mike Muller},
editor = {Limor Fix},
title = {Multicore design is the challenge! what is the solution?},
booktitle = {Proceedings of the 45th Design Automation Conference, {DAC} 2008,
Anaheim, CA, USA, June 8-13, 2008},
pages = {128--130},
publisher = {{ACM}},
year = {2008},
url = {https://doi.org/10.1145/1391469.1391504},
doi = {10.1145/1391469.1391504},
timestamp = {Tue, 06 Nov 2018 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/dac/HaritanHYPWNWM08.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/dt/KahngCCHKPT07,
author = {Andrew B. Kahng and
Ira Chayut and
John M. Cohn and
Toshihiro Hattori and
Jeong{-}Taek Kong and
Pierre G. Paulin and
Rich Tobias},
title = {Roundtable: Design and {CAD} Challenges for Leading-Edge Multimedia
Designs},
journal = {{IEEE} Des. Test Comput.},
volume = {24},
number = {1},
pages = {83--93},
year = {2007},
url = {https://doi.org/10.1109/MDT.2007.24},
doi = {10.1109/MDT.2007.24},
timestamp = {Sun, 17 May 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/dt/KahngCCHKPT07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/dt/JerrayaFLNPRTW07,
author = {Ahmed Amine Jerraya and
Olivier Franza and
Markus Levy and
Masao Nakaya and
Pierre G. Paulin and
Ulrich Ramacher and
Deepu Talla and
Wayne H. Wolf},
title = {Roundtable: Envisioning the Future for Multiprocessor SoC},
journal = {{IEEE} Des. Test Comput.},
volume = {24},
number = {2},
pages = {174--183},
year = {2007},
url = {https://doi.org/10.1109/MDT.2007.56},
doi = {10.1109/MDT.2007.56},
timestamp = {Sun, 17 May 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/dt/JerrayaFLNPRTW07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/todaes/BouchebabaGNALP07,
author = {Youcef Bouchebaba and
Bruno Girodias and
Gabriela Nicolescu and
El Mostapha Aboulhamid and
Bruno Lavigueur and
Pierre G. Paulin},
title = {MPSoC memory optimization using program transformation},
journal = {{ACM} Trans. Design Autom. Electr. Syst.},
volume = {12},
number = {4},
pages = {43},
year = {2007},
url = {https://doi.org/10.1145/1278349.1278356},
doi = {10.1145/1278349.1278356},
timestamp = {Tue, 06 Nov 2018 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/todaes/BouchebabaGNALP07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/asap/BouchebabaBLPN07,
author = {Youcef Bouchebaba and
Essaid Bensoudane and
Bruno Lavigueur and
Pierre G. Paulin and
Gabriela Nicolescu},
title = {Two-level tiling for MPSoC architecture},
booktitle = {{IEEE} International Conference on Application-Specific Systems, Architectures
and Processors, {ASAP} 2007, Montr{\'{e}}al, Qu{\'{e}}bec,
Canada, July 8-11, 2007},
pages = {314--319},
publisher = {{IEEE} Computer Society},
year = {2007},
url = {https://doi.org/10.1109/ASAP.2007.4429999},
doi = {10.1109/ASAP.2007.4429999},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/asap/BouchebabaBLPN07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/date/PozziP07,
author = {Laura Pozzi and
Pierre G. Paulin},
editor = {Rudy Lauwereins and
Jan Madsen},
title = {A future of customizable processors: are we there yet?},
booktitle = {2007 Design, Automation and Test in Europe Conference and Exposition,
{DATE} 2007, Nice, France, April 16-20, 2007},
pages = {1224--1225},
publisher = {{EDA} Consortium, San Jose, CA, {USA}},
year = {2007},
url = {https://dl.acm.org/citation.cfm?id=1266630},
timestamp = {Wed, 16 Oct 2019 14:14:53 +0200},
biburl = {https://dblp.org/rec/conf/date/PozziP07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/dsd/BouchebabaLGNP07,
author = {Youcef Bouchebaba and
Bruno Lavigueur and
Bruno Girodias and
Gabriela Nicolescu and
Pierre G. Paulin},
title = {MPSoC memory optimization for digital camera applications},
booktitle = {Tenth Euromicro Conference on Digital System Design: Architectures,
Methods and Tools {(DSD} 2007), 29-31 August 2007, L{\"{u}}beck,
Germany},
pages = {424--427},
publisher = {{IEEE} Computer Society},
year = {2007},
url = {https://doi.org/10.1109/DSD.2007.4341502},
doi = {10.1109/DSD.2007.4341502},
timestamp = {Wed, 16 Oct 2019 14:14:57 +0200},
biburl = {https://dblp.org/rec/conf/dsd/BouchebabaLGNP07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/icecsys/HadjiatSBSLP07,
author = {Karim Hadjiat and
Francis St{-}Pierre and
Guy Bois and
Yvon Savaria and
Michel Langevin and
Pierre G. Paulin},
title = {An {FPGA} Implementation of a Scalable Network-on-Chip Based on the
Token Ring Concept},
booktitle = {14th {IEEE} International Conference on Electronics, Circuits, and
Systems, {ICECS} 2007, Marrakech, Morocco, December 11-14, 2007},
pages = {995--998},
publisher = {{IEEE}},
year = {2007},
url = {https://doi.org/10.1109/ICECS.2007.4511160},
doi = {10.1109/ICECS.2007.4511160},
timestamp = {Wed, 16 Oct 2019 14:14:55 +0200},
biburl = {https://dblp.org/rec/conf/icecsys/HadjiatSBSLP07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tvlsi/PaulinPLBLBLLBGN06,
author = {Pierre G. Paulin and
Chuck Pilkington and
Michel Langevin and
Essaid Bensoudane and
Damien Lyonnard and
Olivier Benny and
Bruno Lavigueur and
David Lo and
Giovanni Beltrame and
Vincent Gagn{\'{e}} and
Gabriela Nicolescu},
title = {Parallel programming models for a multiprocessor SoC platform applied
to networking and multimedia},
journal = {{IEEE} Trans. Very Large Scale Integr. Syst.},
volume = {14},
number = {7},
pages = {667--680},
year = {2006},
url = {https://doi.org/10.1109/TVLSI.2006.878259},
doi = {10.1109/TVLSI.2006.878259},
timestamp = {Wed, 11 Mar 2020 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/tvlsi/PaulinPLBLBLLBGN06.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/date/PaulinPLBBLLL06,
author = {Pierre G. Paulin and
Chuck Pilkington and
Michel Langevin and
Essaid Bensoudane and
Olivier Benny and
Damien Lyonnard and
Bruno Lavigueur and
David Lo},
editor = {Georges G. E. Gielen},
title = {Distributed object models for multi-processor SoC's, with application
to low-power multimedia wireless systems},
booktitle = {Proceedings of the Conference on Design, Automation and Test in Europe,
{DATE} 2006, Munich, Germany, March 6-10, 2006},
pages = {482--487},
publisher = {European Design and Automation Association, Leuven, Belgium},
year = {2006},
url = {https://doi.org/10.1109/DATE.2006.243833},
doi = {10.1109/DATE.2006.243833},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/date/PaulinPLBBLLL06.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/rsp/GirodiasBNAPL06,
author = {Bruno Girodias and
Youcef Bouchebaba and
Gabriela Nicolescu and
El Mostapha Aboulhamid and
Pierre G. Paulin and
Bruno Lavigueur},
title = {Application-Level Memory Optimization for MPSoC},
booktitle = {17th {IEEE} International Workshop on Rapid System Prototyping {(RSP}
2006), 14-16 June 2006, Chania, Crete, Greece},
pages = {169--178},
publisher = {{IEEE} Computer Society},
year = {2006},
url = {https://doi.org/10.1109/RSP.2006.8},
doi = {10.1109/RSP.2006.8},
timestamp = {Thu, 23 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/rsp/GirodiasBNAPL06.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/vlsi/BeltrameSSPB06,
author = {Giovanni Beltrame and
Donatella Sciuto and
Cristina Silvano and
Pierre G. Paulin and
Essaid Bensoudane},
title = {An Application Mapping Methodology and Case Study for Multi-Processor
On-Chip Architectures},
booktitle = {{IFIP} VLSI-SoC 2006, {IFIP} {WG} 10.5 International Conference on
Very Large Scale Integration of System-on-Chip, Nice, France, 16-18
October 2006},
pages = {146--151},
publisher = {{IEEE}},
year = {2006},
url = {https://doi.org/10.1109/VLSISOC.2006.313219},
doi = {10.1109/VLSISOC.2006.313219},
timestamp = {Wed, 14 Nov 2018 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/vlsi/BeltrameSSPB06.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@incollection{DBLP:reference/crc/BensoudaneNPLPL05,
author = {Essaid Bensoudane and
Gabriela Nicolescu and
Pierre G. Paulin and
Michel Langevin and
Chuck Pilkington and
Damien Lyonnard},
editor = {Richard Zurawski},
title = {A Multiprocessor SoC Platform and Tools for Communications Applications},
booktitle = {Embedded Systems Handbook},
publisher = {{CRC} Press},
year = {2005},
url = {https://doi.org/10.1201/9781420038163.ch26},
doi = {10.1201/9781420038163.CH26},
timestamp = {Wed, 12 Jul 2017 01:00:00 +0200},
biburl = {https://dblp.org/rec/reference/crc/BensoudaneNPLPL05.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/codes/PaulinPLBN04,
author = {Pierre G. Paulin and
Chuck Pilkington and
Michel Langevin and
Essaid Bensoudane and
Gabriela Nicolescu},
editor = {Alex Orailoglu and
Pai H. Chou and
Petru Eles and
Axel Jantsch},
title = {Parallel programming models for a multi-processor SoC platform applied
to high-speed traffic management},
booktitle = {Proceedings of the 2nd {IEEE/ACM/IFIP} International Conference on
Hardware/Software Codesign and System Synthesis, {CODES+ISSS} 2004,
Stockholm, Sweden, September 8-10, 2004},
pages = {48--53},
publisher = {{ACM}},
year = {2004},
url = {https://doi.org/10.1145/1016720.1016735},
doi = {10.1145/1016720.1016735},
timestamp = {Wed, 04 Aug 2021 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/codes/PaulinPLBN04.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/dac/BacchiniPBPBCB04,
author = {Francine Bacchini and
Pierre G. Paulin and
Reinaldo A. Bergamaschi and
Raj Pawate and
Arie Bernstein and
Ramesh Chandra and
Mohamed Ben{-}Romdhane},
editor = {Sharad Malik and
Limor Fix and
Andrew B. Kahng},
title = {System level design: six success stories in search of an industry},
booktitle = {Proceedings of the 41th Design Automation Conference, {DAC} 2004,
San Diego, CA, USA, June 7-11, 2004},
pages = {349--350},
publisher = {{ACM}},
year = {2004},
url = {https://doi.org/10.1145/996566.996667},
doi = {10.1145/996566.996667},
timestamp = {Tue, 06 Nov 2018 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/dac/BacchiniPBPBCB04.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/date/PaulinPBLL04,
author = {Pierre G. Paulin and
Chuck Pilkington and
Essaid Bensoudane and
Michel Langevin and
Damien Lyonnard},
title = {Application of a Multi-Processor SoC Platform to High-Speed Packet
Forwarding},
booktitle = {2004 Design, Automation and Test in Europe Conference and Exposition
{(DATE} 2004), 16-20 February 2004, Paris, France},
pages = {58--63},
publisher = {{IEEE} Computer Society},
year = {2004},
url = {https://doi.org/10.1109/DATE.2004.1269203},
doi = {10.1109/DATE.2004.1269203},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/date/PaulinPBLL04.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/date/Paulin04,
author = {Pierre G. Paulin},
title = {{DATE} Panel: Chips of the Future: Soft, Crunchy or Hard?},
booktitle = {2004 Design, Automation and Test in Europe Conference and Exposition
{(DATE} 2004), 16-20 February 2004, Paris, France},
pages = {844--851},
publisher = {{IEEE} Computer Society},
year = {2004},
url = {https://doi.org/10.1109/DATE.2004.1268990},
doi = {10.1109/DATE.2004.1268990},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/date/Paulin04.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/dsd/Paulin04,
author = {Pierre G. Paulin},
title = {Automatic Mapping of Parallel Applications onto Multi-Processor Platforms:
{A} Multimedia Application},
booktitle = {2004 Euromicro Symposium on Digital Systems Design {(DSD} 2004), Architectures,
Methods and Tools, 31 August - 3 September 2004, Rennes, France},
pages = {2--4},
publisher = {{IEEE} Computer Society},
year = {2004},
url = {https://doi.org/10.1109/DSD.2004.1333251},
doi = {10.1109/DSD.2004.1333251},
timestamp = {Thu, 23 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/dsd/Paulin04.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/isqed/Paulin04,
author = {Pierre G. Paulin},
title = {Designing High Quality, Scaleable SoC??s with Heterogeneous Components},
booktitle = {5th International Symposium on Quality of Electronic Design {(ISQED}
2004), 22-24 March 2004, San Jose, CA, {USA}},
pages = {325},
publisher = {{IEEE} Computer Society},
year = {2004},
url = {https://doi.org/10.1109/ISQED.2004.1283694},
doi = {10.1109/ISQED.2004.1283694},
timestamp = {Thu, 23 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/isqed/Paulin04.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/dac/MagarshackP03,
author = {Philippe Magarshack and
Pierre G. Paulin},
title = {System-on-chip beyond the nanometer wall},
booktitle = {Proceedings of the 40th Design Automation Conference, {DAC} 2003,
Anaheim, CA, USA, June 2-6, 2003},
pages = {419--424},
publisher = {{ACM}},
year = {2003},
url = {https://doi.org/10.1145/775832.775943},
doi = {10.1145/775832.775943},
timestamp = {Tue, 06 Nov 2018 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/dac/MagarshackP03.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/date/PaulinPB03,
author = {Pierre G. Paulin and
Chuck Pilkington and
Essaid Bensoudane},
title = {Network Processing Challenges and an Experimental {NPU} Platform},
booktitle = {2003 Design, Automation and Test in Europe Conference and Exposition
{(DATE} 2003), 3-7 March 2003, Munich, Germany},
pages = {20064--20069},
publisher = {{IEEE} Computer Society},
year = {2003},
url = {https://doi.ieeecomputersociety.org/10.1109/DATE.2003.10239},
doi = {10.1109/DATE.2003.10239},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/date/PaulinPB03.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/dt/PaulinS02,
author = {Pierre G. Paulin and
Miguel Santana},
title = {FlexWare: {A} Retargetable Embedded-Software Development Environment},
journal = {{IEEE} Des. Test Comput.},
volume = {19},
number = {4},
pages = {59--69},
year = {2002},
url = {https://doi.org/10.1109/MDT.2002.1018134},
doi = {10.1109/MDT.2002.1018134},
timestamp = {Sun, 17 May 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/dt/PaulinS02.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/dt/PaulinPB02,
author = {Pierre G. Paulin and
Chuck Pilkington and
Essaid Bensoudane},
title = {StepNP: {A} System-Level Exploration Platform for Network Processors},
journal = {{IEEE} Des. Test Comput.},
volume = {19},
number = {6},
pages = {17--26},
year = {2002},
url = {https://doi.org/10.1109/MDT.2002.1047740},
doi = {10.1109/MDT.2002.1047740},
timestamp = {Sun, 17 May 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/dt/PaulinPB02.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/date/GerousisLPPRS02,
author = {Vassilios Gerousis and
Oz Levia and
Pierre G. Paulin and
Mark Pinto and
Chris Rowen and
Gabriele Saucier},
title = {Who Owns the Platform?},
booktitle = {2002 Design, Automation and Test in Europe Conference and Exposition
{(DATE} 2002), 4-8 March 2002, Paris, France},
pages = {238},
publisher = {{IEEE} Computer Society},
year = {2002},
url = {https://doi.org/10.1109/DATE.2002.998276},
doi = {10.1109/DATE.2002.998276},
timestamp = {Wed, 16 Oct 2019 14:14:53 +0200},
biburl = {https://dblp.org/rec/conf/date/GerousisLPPRS02.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/date/PaulinKB01,
author = {Pierre G. Paulin and
Faraydon Karim and
Paul Bromley},
editor = {Wolfgang Nebel and
Ahmed Jerraya},
title = {Network processors: a perspective on market requirements, processor
architectures and embedded {S/W} tools},
booktitle = {Proceedings of the Conference on Design, Automation and Test in Europe,
{DATE} 2001, Munich, Germany, March 12-16, 2001},
pages = {420--429},
publisher = {{IEEE} Computer Society},
year = {2001},
url = {https://doi.org/10.1109/DATE.2001.915058},
doi = {10.1109/DATE.2001.915058},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/date/PaulinKB01.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/isss/Paulin01,
author = {Pierre G. Paulin},
editor = {Rom{\'{a}}n Hermida and
El Mostapha Aboulhamid},
title = {Embedded systems technologies for application-specific architecture
platforms},
booktitle = {Proceedings of the 14th International Symposium on Systems Synthesis,
{ISSS} 2001, Montr{\'{e}}l, Qu{\'{e}}bec, Canada, September
30 - October 3, 2001},
pages = {195},
publisher = {{ACM} / {IEEE} Computer Society},
year = {2001},
url = {https://doi.ieeecomputersociety.org/10.1109/ISSS.2001.957938},
doi = {10.1109/ISSS.2001.957938},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/isss/Paulin01.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/isss/JerrayaPNW01,
author = {Ahmed Amine Jerraya and
Pierre G. Paulin and
Richard Norman and
Feliks J. Welfeld},
editor = {Rom{\'{a}}n Hermida and
El Mostapha Aboulhamid},
title = {Programming models for network processors (Panel)},
booktitle = {Proceedings of the 14th International Symposium on Systems Synthesis,
{ISSS} 2001, Montr{\'{e}}l, Qu{\'{e}}bec, Canada, September
30 - October 3, 2001},
pages = {202},
publisher = {{ACM} / {IEEE} Computer Society},
year = {2001},
url = {https://doi.ieeecomputersociety.org/10.1109/ISSS.2001.10001},
doi = {10.1109/ISSS.2001.10001},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/isss/JerrayaPNW01.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/date/ErnstMLPSV00,
author = {Rolf Ernst and
Grant Martin and
Oz Levia and
Pierre G. Paulin and
Stamatis Vassiliadis and
Kees A. Vissers},
editor = {Ivo Bolsens},
title = {The Future of Flexible {HW} Platform Architectures Panel Discussion},
booktitle = {2000 Design, Automation and Test in Europe {(DATE} 2000), 27-30 March
2000, Paris, France},
pages = {634},
publisher = {{IEEE} Computer Society / {ACM}},
year = {2000},
url = {https://doi.org/10.1109/DATE.2000.840851},
doi = {10.1109/DATE.2000.840851},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/date/ErnstMLPSV00.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/euromicro/Paulin00,
author = {Pierre G. Paulin},
title = {Towards Application-Specific Architecture Platforms: Embedded Systems
Design Automation Technologies},
booktitle = {26th {EUROMICRO} 2000 Conference, Informatics: Inventing the Future,
5-7 September 2000, Maastricht, The Netherlands},
pages = {1028--1029},
publisher = {{IEEE} Computer Society},
year = {2000},
url = {https://doi.org/10.1109/EURMIC.2000.874613},
doi = {10.1109/EURMIC.2000.874613},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/euromicro/Paulin00.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/dafes/ValderramaNPJ98,
author = {Carlos A. Valderrama and
Fran{\c{c}}ois Na{\c{c}}abal and
Pierre G. Paulin and
Ahmed Amine Jerraya},
title = {Automatic {VHDL-C} Interface Generation for Distributed Cosimulation:
Application to Large Design Examples},
journal = {Des. Autom. Embed. Syst.},
volume = {3},
number = {2-3},
pages = {199--217},
year = {1998},
url = {https://doi.org/10.1023/A:1008898525388},
doi = {10.1023/A:1008898525388},
timestamp = {Fri, 02 Oct 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/dafes/ValderramaNPJ98.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/dafes/LiemPJ97,
author = {Clifford Liem and
Pierre G. Paulin and
Ahmed Amine Jerraya},
title = {Compilation Methods for the Address Calculation Units of Embedded
Processor Systems},
journal = {Des. Autom. Embed. Syst.},
volume = {2},
number = {1},
pages = {61--77},
year = {1997},
url = {https://doi.org/10.1023/A:1008862510877},
doi = {10.1023/A:1008862510877},
timestamp = {Fri, 02 Oct 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/dafes/LiemPJ97.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/dt/LiemNVPJ97,
author = {Clifford Liem and
Fran{\c{c}}ois Na{\c{c}}abal and
Carlos A. Valderrama and
Pierre G. Paulin and
Ahmed Amine Jerraya},
title = {System-on-a-Chip Cosimulation and Compilation},
journal = {{IEEE} Des. Test Comput.},
volume = {14},
number = {2},
pages = {16--25},
year = {1997},
url = {https://doi.org/10.1109/54.587736},
doi = {10.1109/54.587736},
timestamp = {Sun, 17 May 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/dt/LiemNVPJ97.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/pieee/PaulinLCNG97,
author = {Pierre G. Paulin and
Clifford Liem and
Marco Cornero and
Fran{\c{c}}ois Na{\c{c}}abal and
Gert Goossens},
title = {Embedded software in real-time signal processing systems: application
and architecture trends},
journal = {Proc. {IEEE}},
volume = {85},
number = {3},
pages = {419--435},
year = {1997},
url = {https://doi.org/10.1109/5.558716},
doi = {10.1109/5.558716},
timestamp = {Mon, 04 Apr 2022 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/pieee/PaulinLCNG97.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/pieee/GoossensPLGKLP97,
author = {Gert Goossens and
Johan Van Praet and
Dirk Lanneer and
Werner Geurts and
Augusli Kifli and
Clifford Liem and
Pierre G. Paulin},
title = {Embedded software in real-time signal processing systems: design technologies},
journal = {Proc. {IEEE}},
volume = {85},
number = {3},
pages = {436--454},
year = {1997},
url = {https://doi.org/10.1109/5.558718},
doi = {10.1109/5.558718},
timestamp = {Mon, 04 Apr 2022 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/pieee/GoossensPLGKLP97.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/dac/LiemCSPJGLFB97,
author = {Clifford Liem and
Marco Cornero and
Miguel Santana and
Pierre G. Paulin and
Ahmed Amine Jerraya and
Jean{-}Marc Gentit and
Jean Lopez and
Xavier Figari and
Laurent Bergher},
editor = {Ellen J. Yoffa and
Giovanni De Micheli and
Jan M. Rabaey},
title = {Am Embedded System Case Study: The Firm Ware Development Environment
for a Multimedia Audio Processor},
booktitle = {Proceedings of the 34st Conference on Design Automation, Anaheim,
California, USA, Anaheim Convention Center, June 9-13, 1997},
pages = {780--785},
publisher = {{ACM} Press},
year = {1997},
url = {https://doi.org/10.1145/266021.266373},
doi = {10.1145/266021.266373},
timestamp = {Tue, 06 Nov 2018 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/dac/LiemCSPJGLFB97.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/date/LiemPJ97,
author = {Clifford Liem and
Pierre G. Paulin and
Ahmed Amine Jerraya},
title = {ReCode: the design and re-design of the instruction codes for embedded
instruction-set processors},
booktitle = {European Design and Test Conference, ED{\&}TC '97, Paris, France,
17-20 March 1997},
pages = {612},
publisher = {{IEEE} Computer Society},
year = {1997},
url = {https://doi.org/10.1109/EDTC.1997.582426},
doi = {10.1109/EDTC.1997.582426},
timestamp = {Fri, 20 May 2022 15:59:03 +0200},
biburl = {https://dblp.org/rec/conf/date/LiemPJ97.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/dac/LiemPJ96,
author = {Clifford Liem and
Pierre G. Paulin and
Ahmed Amine Jerraya},
editor = {Thomas Pennino and
Ellen J. Yoffa},
title = {Address Calculation for Retargetable Compilation and Exploration of
Instruction-Set Architectures},
booktitle = {Proceedings of the 33st Conference on Design Automation, Las Vegas,
Nevada, USA, Las Vegas Convention Center, June 3-7, 1996},
pages = {597--600},
publisher = {{ACM} Press},
year = {1996},
url = {https://doi.org/10.1145/240518.240631},
doi = {10.1145/240518.240631},
timestamp = {Tue, 06 Nov 2018 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/dac/LiemPJ96.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/rsp/ValderramaNPJ96,
author = {Carlos A. Valderrama and
Fran{\c{c}}ois Na{\c{c}}abal and
Pierre G. Paulin and
Ahmed Amine Jerraya},
title = {Automatic generation of interfaces for distributed {C-VHDL} cosimulation
of embedded systems: an industrial experience},
booktitle = {Seventh {IEEE} International Workshop on Rapid System Prototyping
{(RSP} '96), Thessaloniki, Greece, June 19-21, 1996},
pages = {72--77},
publisher = {{IEEE} Computer Society},
year = {1996},
url = {https://doi.org/10.1109/IWRSP.1996.506730},
doi = {10.1109/IWRSP.1996.506730},
timestamp = {Thu, 23 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/rsp/ValderramaNPJ96.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/vlsisp/PaulinLMS95,
author = {Pierre G. Paulin and
Clifford Liem and
Trevor C. May and
Shailesh Sutarwala},
title = {{DSP} design tool requirements for embedded systems: {A} telecommunications
industrial perspective},
journal = {J. {VLSI} Signal Process.},
volume = {9},
number = {1-2},
pages = {23--47},
year = {1995},
url = {https://doi.org/10.1007/BF02406469},
doi = {10.1007/BF02406469},
timestamp = {Wed, 20 May 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/vlsisp/PaulinLMS95.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/eurodac/PaulinFHBLNH95,
author = {Pierre G. Paulin and
Jean Fr{\'{e}}hel and
Michel Harrand and
Elisabeth Berrebi and
Clifford Liem and
Fran{\c{c}}ois Na{\c{c}}abal and
Jean{-}Claude Herluison},
editor = {Gerald Musgrave},
title = {High-level synthesis and codesign methods: an application to a videophone
codec},
booktitle = {Proceedings EURO-DAC'95, European Design Automation Conference with
EURO-VHDL, Brighton, England, UK, September 18-22, 1995},
pages = {444--451},
publisher = {{IEEE} Computer Society},
year = {1995},
url = {https://doi.org/10.1109/EURDAC.1995.527442},
doi = {10.1109/EURDAC.1995.527442},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/eurodac/PaulinFHBLNH95.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/isss/LiemPCJ95,
author = {Clifford Liem and
Pierre G. Paulin and
Marco Cornero and
Ahmed Amine Jerraya},
editor = {Pierre G. Paulin and
Farhad Mavaddat},
title = {Industrial experience using rule-driven retargetable code generation
for multimedia applications},
booktitle = {Proceedings of the 8th International Symposium on System Synthesis
{(ISSS} 1995), September 13-15, 1995, Cannes, France},
pages = {60--68},
publisher = {{ACM}},
year = {1995},
url = {https://doi.org/10.1145/224486.224499},
doi = {10.1145/224486.224499},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/isss/LiemPCJ95.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@proceedings{DBLP:conf/isss/1995,
editor = {Pierre G. Paulin and
Farhad Mavaddat},
title = {Proceedings of the 8th International Symposium on System Synthesis
{(ISSS} 1995), September 13-15, 1995, Cannes, France},
publisher = {{ACM}},
year = {1995},
url = {https://doi.org/10.1145/224486},
doi = {10.1145/224486},
isbn = {0-89791-771-5},
timestamp = {Wed, 16 Oct 2019 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/isss/1995.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/codes/SutarwalaP94,
author = {Shailesh Sutarwala and
Pierre G. Paulin},
title = {Flexible modeling environment for embedded systems design},
booktitle = {Proceedings of the Third International Workshop on Hardware/Software
Codesign, {CODES} 1994, Grenoble, France, September 22-24, 1994},
pages = {124--130},
publisher = {{IEEE} Computer Society},
year = {1994},
url = {https://doi.org/10.1109/HSC.1994.336715},
doi = {10.1109/HSC.1994.336715},
timestamp = {Mon, 09 Aug 2021 14:54:01 +0200},
biburl = {https://dblp.org/rec/conf/codes/SutarwalaP94.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/dagstuhl/PaulinLMS94,
author = {Pierre G. Paulin and
Clifford Liem and
Trevor C. May and
Shailesh Sutarwala},
editor = {Peter Marwedel and
Gert Goossens},
title = {Flexware: {A} flexible firmware development environment for embedded
systems},
booktitle = {Code Generation for Embedded Processors [Dagstuhl Workshop, Dagstuhl,
Germany, August 31 - September 2, 1994]},
pages = {67--84},
publisher = {Kluwer},
year = {1994},
timestamp = {Tue, 19 Jun 2018 18:52:39 +0200},
biburl = {https://dblp.org/rec/conf/dagstuhl/PaulinLMS94.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/eurodac/LiemMP94,
author = {Clifford Liem and
Trevor C. May and
Pierre G. Paulin},
editor = {Robert Werner},
title = {Instruction-Set Matching and Selection for {DSP} and {ASIP} Code Generation},
booktitle = {{EDAC} - The European Conference on Design Automation, {ETC} - European
Test Conference, {EUROASIC} - The European Event in {ASIC} Design,
Proceedings, February 28 - March 3, 1994, Paris, France},
pages = {31--37},
publisher = {{IEEE} Computer Society},
year = {1994},
url = {https://doi.org/10.1109/EDTC.1994.326902},
doi = {10.1109/EDTC.1994.326902},
timestamp = {Wed, 16 Oct 2019 14:14:54 +0200},
biburl = {https://dblp.org/rec/conf/eurodac/LiemMP94.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iccad/LiemMP94,
author = {Clifford Liem and
Trevor C. May and
Pierre G. Paulin},
editor = {Jochen A. G. Jess and
Richard L. Rudell},
title = {Register assignment through resource classification for {ASIP} microcode
generation},
booktitle = {Proceedings of the 1994 {IEEE/ACM} International Conference on Computer-Aided
Design, {ICCAD} 1994, San Jose, California, USA, November 6-10, 1994},
pages = {397--402},
publisher = {{IEEE} Computer Society / {ACM}},
year = {1994},
url = {https://doi.org/10.1109/ICCAD.1994.629828},
doi = {10.1109/ICCAD.1994.629828},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/iccad/LiemMP94.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/isss/PaulinLMS94,
author = {Pierre G. Paulin and
Clifford Liem and
Trevor C. May and
Shailesh Sutarwala},
editor = {Pierre G. Paulin},
title = {CodeSyn: a retargetable code synthesis system (abstract)},
booktitle = {Proceedings of the 7th International Symposium on High Level Synthesis,
HLSS'94, Niagra-on-the-Lake, ON, Canada, May 18-20, 1994},
pages = {94},
publisher = {{ACM}},
year = {1994},
url = {http://dl.acm.org/citation.cfm?id=254241},
timestamp = {Mon, 09 Aug 2021 14:54:04 +0200},
biburl = {https://dblp.org/rec/conf/isss/PaulinLMS94.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@proceedings{DBLP:conf/isss/1994,
editor = {Pierre G. Paulin},
title = {Proceedings of the 7th International Symposium on High Level Synthesis,
HLSS'94, Niagra-on-the-Lake, ON, Canada, May 18-20, 1994},
publisher = {{ACM}},
year = {1994},
url = {https://ieeexplore.ieee.org/xpl/conhome/974/proceeding},
isbn = {0-8186-5785-5},
timestamp = {Mon, 09 Aug 2021 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/isss/1994.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/chdl/SutarwalaPK93,
author = {Shailesh Sutarwala and
Pierre G. Paulin and
Yatish Kumar},
editor = {David Agnew and
Luc J. M. Claesen and
Raul Camposano},
title = {Insulin: An Instruction Set Simulation Environment},
booktitle = {Computer Hardware Description Languages and their Applications, Proceedings
of the 11th {IFIP} {WG10.2} International Conference on Computer Hardware
Description Languages and their Applications - {CHDL} '93, sponsored
by {IFIP} {WG10.2} and in cooperation with {IEEE} COMPSOC, Ottawa,
Ontario, Canada, 26-28 April, 1993},
series = {{IFIP} Transactions},
volume = {{A-32}},
pages = {369--376},
publisher = {North-Holland},
year = {1993},
timestamp = {Thu, 03 Jan 2002 11:54:34 +0100},
biburl = {https://dblp.org/rec/conf/chdl/SutarwalaPK93.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/vlsi/JerrayaPC91,
author = {Ahmed Amine Jerraya and
Pierre G. Paulin and
Simon Curry},
editor = {Arne Halaas and
Peter B. Denyer},
title = {Meta {VHDL} for Higher Level Controller Modeling and Synthesis},
booktitle = {{VLSI} 91, Proceedings of the {IFIP} {TC10/WG} 10.5 International
Conference on Very Large Scale Integration, Edinburgh, Scotland, 20-22
August, 1991},
series = {{IFIP} Transactions},
volume = {{A-1}},
pages = {215--224},
publisher = {North-Holland},
year = {1991},
timestamp = {Fri, 02 Aug 2019 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/vlsi/JerrayaPC91.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/dt/PaulinK89,
author = {Pierre G. Paulin and
John P. Knight},
title = {Algorithms for high-level synthesis},
journal = {{IEEE} Des. Test},
volume = {6},
number = {6},
pages = {18--31},
year = {1989},
url = {https://doi.org/10.1109/54.41671},
doi = {10.1109/54.41671},
timestamp = {Mon, 01 Mar 2021 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/dt/PaulinK89.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tcad/PaulinK89,
author = {Pierre G. Paulin and
John P. Knight},
title = {Force-directed scheduling for the behavioral synthesis of ASICs},
journal = {{IEEE} Trans. Comput. Aided Des. Integr. Circuits Syst.},
volume = {8},
number = {6},
pages = {661--679},
year = {1989},
url = {https://doi.org/10.1109/43.31522},
doi = {10.1109/43.31522},
timestamp = {Thu, 24 Sep 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/tcad/PaulinK89.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/dac/PaulinK89,
author = {Pierre G. Paulin and
John P. Knight},
editor = {Donald E. Thomas},
title = {Scheduling and Binding Algorithms for High-Level Synthesis},
booktitle = {Proceedings of the 26th {ACM/IEEE} Design Automation Conference, Las
Vegas, Nevada, USA, June 25-29, 1989},
pages = {1--6},
publisher = {{ACM} Press},
year = {1989},
url = {https://doi.org/10.1145/74382.74383},
doi = {10.1145/74382.74383},
timestamp = {Tue, 06 Nov 2018 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/dac/PaulinK89.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/dac/Paulin89,
author = {Pierre G. Paulin},
editor = {Donald E. Thomas},
title = {Horizontal Partitioning of PLA-based Finite State Machines},
booktitle = {Proceedings of the 26th {ACM/IEEE} Design Automation Conference, Las
Vegas, Nevada, USA, June 25-29, 1989},
pages = {333--338},
publisher = {{ACM} Press},
year = {1989},
url = {https://doi.org/10.1145/74382.74438},
doi = {10.1145/74382.74438},
timestamp = {Tue, 06 Nov 2018 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/dac/Paulin89.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iccd/PaulinP89,
author = {Pierre G. Paulin and
Franck J. Poirot},
title = {Logic decomposition algorithms for the timing optimization of multi-level
logic},
booktitle = {Computer Design: {VLSI} in Computers and Processors, {ICCD} 1989.
Proceedings., 1989 {IEEE} International Conference on, Cambridge,
MA, USA, October 2-4, 1989},
pages = {329--333},
publisher = {{IEEE}},
year = {1989},
url = {https://doi.org/10.1109/ICCD.1989.63382},
doi = {10.1109/ICCD.1989.63382},
timestamp = {Mon, 09 Aug 2021 14:54:02 +0200},
biburl = {https://dblp.org/rec/conf/iccd/PaulinP89.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/dac/PaulinK87,
author = {Pierre G. Paulin and
John P. Knight},
editor = {A. O'Neill and
D. Thomas},
title = {Force-Directed Scheduling in Automatic Data Path Synthesis},
booktitle = {Proceedings of the 24th {ACM/IEEE} Design Automation Conference. Miami
Beach, FL, USA, June 28 - July 1, 1987},
pages = {195--202},
publisher = {{IEEE} Computer Society Press / {ACM}},
year = {1987},
url = {https://doi.org/10.1145/37888.37918},
doi = {10.1145/37888.37918},
timestamp = {Tue, 06 Nov 2018 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/dac/PaulinK87.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/dac/PaulinKG86,
author = {Pierre G. Paulin and
John P. Knight and
Emil F. Girczyc},
editor = {Don Thomas},
title = {{HAL:} a multi-paradigm approach to automatic data path synthesis},
booktitle = {Proceedings of the 23rd {ACM/IEEE} Design Automation Conference. Las
Vegas, NV, USA, June, 1986},
pages = {263--270},
publisher = {{IEEE} Computer Society Press},
year = {1986},
url = {https://doi.org/10.1145/318013.318055},
doi = {10.1145/318013.318055},
timestamp = {Tue, 06 Nov 2018 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/dac/PaulinKG86.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
a service of 
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2023-09-28 03:04 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
