BibTeX records: Sharvil Patil

download as .bib file

@article{DBLP:journals/jssc/MittalSPKSMCL24,
  author       = {Rishabh Mittal and
                  Hajime Shibata and
                  Sharvil Patil and
                  Erik Krommenhoek and
                  Prawal Shrestha and
                  Gabriele Manganaro and
                  Anantha P. Chandrakasan and
                  Hae{-}Seung Lee},
  title        = {A 6.4-GS/s 1-GHz {BW} Continuous-Time Pipelined {ADC} With Time-Interleaved
                  Sub-ADC-DAC Achieving 61.7-dB {SNDR} in 16-nm FinFET},
  journal      = {{IEEE} J. Solid State Circuits},
  volume       = {59},
  number       = {4},
  pages        = {1158--1170},
  year         = {2024},
  url          = {https://doi.org/10.1109/JSSC.2023.3338686},
  doi          = {10.1109/JSSC.2023.3338686},
  timestamp    = {Mon, 15 Apr 2024 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/jssc/MittalSPKSMCL24.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/isscc/PatilGSKTYLLVSPTC24,
  author       = {Sharvil Patil and
                  Asha Ganesan and
                  Hajime Shibata and
                  Victor Kozlov and
                  Gerry Taylor and
                  Qingnan Yu and
                  Zhao Li and
                  Zeynep Lulec and
                  Konstantinos Vasilakopoulos and
                  Prawal Shrestha and
                  Donald Paterson and
                  Raviteja Theertham and
                  Aseer Chowdhury},
  title        = {22.2 {A} 700MHZ-BW -164dBFS/Hz-Small-Signal-NSD 703mW Continuous-Time
                  Pipelined {ADC} with On-Chip Digital Reconstruction Achieving 3 using
                  Digital Cancellation of {DAC} Errors},
  booktitle    = {{IEEE} International Solid-State Circuits Conference, {ISSCC} 2024,
                  San Francisco, CA, USA, February 18-22, 2024},
  pages        = {390--392},
  publisher    = {{IEEE}},
  year         = {2024},
  url          = {https://doi.org/10.1109/ISSCC49657.2024.10454477},
  doi          = {10.1109/ISSCC49657.2024.10454477},
  timestamp    = {Tue, 19 Mar 2024 09:04:31 +0100},
  biburl       = {https://dblp.org/rec/conf/isscc/PatilGSKTYLLVSPTC24.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/cicc/PatilTSKGBLTZYB23,
  author       = {Sharvil Patil and
                  Raviteja Theertham and
                  Hajime Shibata and
                  Victor Kozlov and
                  Asha Ganesan and
                  Efram Burlingame and
                  Zhao Li and
                  Rama Thakar and
                  Qianqian Zhang and
                  Yue Yin and
                  Aathreya S. Bhat},
  title        = {A 1-MHz-Bandwidth Continuous-Time Delta-Sigma {ADC} Achieving {\textgreater}90dB
                  {SFDR} and {\textgreater}80dB Antialiasing Using Reference-Switched
                  Resistive Feedback DACs},
  booktitle    = {{IEEE} Custom Integrated Circuits Conference, {CICC} 2023, San Antonio,
                  TX, USA, April 23-26, 2023},
  pages        = {1--2},
  publisher    = {{IEEE}},
  year         = {2023},
  url          = {https://doi.org/10.1109/CICC57935.2023.10121263},
  doi          = {10.1109/CICC57935.2023.10121263},
  timestamp    = {Thu, 18 Apr 2024 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/conf/cicc/PatilTSKGBLTZYB23.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/vlsit/MittalSPKSMCL23,
  author       = {Rishabh Mittal and
                  Hajime Shibata and
                  Sharvil Patil and
                  Erik Krommenhoek and
                  Prawal Shrestha and
                  Gabriele Manganaro and
                  Anantha P. Chandrakasan and
                  Hae{-}Seung Lee},
  title        = {A 6.4-GS/s 1-GHz {BW} Continuous-Time Pipelined {ADC} with Time-Interleaved
                  Sub-ADC-DAC Achieving 61.7-dB {SNDR} in 16-nm FinFET},
  booktitle    = {2023 {IEEE} Symposium on {VLSI} Technology and Circuits {(VLSI} Technology
                  and Circuits), Kyoto, Japan, June 11-16, 2023},
  pages        = {1--2},
  publisher    = {{IEEE}},
  year         = {2023},
  url          = {https://doi.org/10.23919/VLSITechnologyandCir57934.2023.10185279},
  doi          = {10.23919/VLSITECHNOLOGYANDCIR57934.2023.10185279},
  timestamp    = {Sat, 30 Sep 2023 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/conf/vlsit/MittalSPKSMCL23.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tcasI/IsmailSLPC22,
  author       = {Mohammed Wagih Ismail and
                  Hajime Shibata and
                  Zhao Li and
                  Sharvil Patil and
                  Tony Chan Carusone},
  title        = {A Design Methodology for Achieving Near Nyquist Continuous Time Pipelined
                  ADCs},
  journal      = {{IEEE} Trans. Circuits Syst. {I} Regul. Pap.},
  volume       = {69},
  number       = {12},
  pages        = {4731--4740},
  year         = {2022},
  url          = {https://doi.org/10.1109/TCSI.2022.3200835},
  doi          = {10.1109/TCSI.2022.3200835},
  timestamp    = {Mon, 11 Sep 2023 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/tcasI/IsmailSLPC22.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/isscc/ShibataTSKPPGDY20,
  author       = {Hajime Shibata and
                  Gerry Taylor and
                  Bob Schell and
                  Victor Kozlov and
                  Sharvil Patil and
                  Donald Paterson and
                  Asha Ganesan and
                  Yunzhi Dong and
                  Wenhua Yang and
                  Yue Yin and
                  Zhao Li and
                  Prawal Shrestha and
                  Athreya Gopal and
                  Aathreya S. Bhat and
                  Shanthi Pavan},
  title        = {16.6 An 800MHz-BW VCO-Based Continuous-Time Pipelined {ADC} with Inherent
                  Anti-Aliasing and On-Chip Digital Reconstruction Filter},
  booktitle    = {2020 {IEEE} International Solid- State Circuits Conference, {ISSCC}
                  2020, San Francisco, CA, USA, February 16-20, 2020},
  pages        = {260--262},
  publisher    = {{IEEE}},
  year         = {2020},
  url          = {https://doi.org/10.1109/ISSCC19947.2020.9062917},
  doi          = {10.1109/ISSCC19947.2020.9062917},
  timestamp    = {Thu, 18 Apr 2024 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/conf/isscc/ShibataTSKPPGDY20.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tcas/PatilR0T19,
  author       = {Sharvil Patil and
                  Suhas Gundu Rao and
                  Yu Chen and
                  Yannis P. Tsividis},
  title        = {Signal Encoding and Processing in Continuous Time Using a Cascade
                  of Digital Delays},
  journal      = {{IEEE} Trans. Circuits Syst. {I} Regul. Pap.},
  volume       = {66-I},
  number       = {3},
  pages        = {1017--1030},
  year         = {2019},
  url          = {https://doi.org/10.1109/TCSI.2018.2874984},
  doi          = {10.1109/TCSI.2018.2874984},
  timestamp    = {Fri, 22 May 2020 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/tcas/PatilR0T19.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/jssc/GuoHMPCSST18,
  author       = {Ning Guo and
                  Yipeng Huang and
                  Tao Mai and
                  Sharvil Patil and
                  Chi Cao and
                  Mingoo Seok and
                  Simha Sethumadhavan and
                  Yannis P. Tsividis},
  title        = {Corrections to "Energy-Efficient Hybrid Analog/Digital Approximate
                  Computation in Continuous Time"},
  journal      = {{IEEE} J. Solid State Circuits},
  volume       = {53},
  number       = {6},
  pages        = {1870},
  year         = {2018},
  url          = {https://doi.org/10.1109/JSSC.2018.2834218},
  doi          = {10.1109/JSSC.2018.2834218},
  timestamp    = {Sun, 30 Aug 2020 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/jssc/GuoHMPCSST18.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/jssc/ShibataKJGZPZPP17,
  author       = {Hajime Shibata and
                  Victor Kozlov and
                  Zexi Ji and
                  Asha Ganesan and
                  Haiyang Zhu and
                  Donald Paterson and
                  Jialin Zhao and
                  Sharvil Patil and
                  Shanthi Pavan},
  title        = {A 9-GS/s 1.125-GHz {BW} Oversampling Continuous-Time Pipeline {ADC}
                  Achieving -164-dBFS/Hz {NSD}},
  journal      = {{IEEE} J. Solid State Circuits},
  volume       = {52},
  number       = {12},
  pages        = {3219--3234},
  year         = {2017},
  url          = {https://doi.org/10.1109/JSSC.2017.2747128},
  doi          = {10.1109/JSSC.2017.2747128},
  timestamp    = {Fri, 12 May 2023 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/jssc/ShibataKJGZPZPP17.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/jssc/PatilRMT16,
  author       = {Sharvil Patil and
                  Alin Ratiu and
                  Dominique Morche and
                  Yannis P. Tsividis},
  title        = {A 3-10 fJ/conv-step Error-Shaping Alias-Free Continuous-Time {ADC}},
  journal      = {{IEEE} J. Solid State Circuits},
  volume       = {51},
  number       = {4},
  pages        = {908--918},
  year         = {2016},
  url          = {https://doi.org/10.1109/JSSC.2016.2519396},
  doi          = {10.1109/JSSC.2016.2519396},
  timestamp    = {Sun, 30 Aug 2020 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/jssc/PatilRMT16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/jssc/GuoHMPCSST16,
  author       = {Ning Guo and
                  Yipeng Huang and
                  Tao Mai and
                  Sharvil Patil and
                  Chi Cao and
                  Mingoo Seok and
                  Simha Sethumadhavan and
                  Yannis P. Tsividis},
  title        = {Energy-Efficient Hybrid Analog/Digital Approximate Computation in
                  Continuous Time},
  journal      = {{IEEE} J. Solid State Circuits},
  volume       = {51},
  number       = {7},
  pages        = {1514--1524},
  year         = {2016},
  url          = {https://doi.org/10.1109/JSSC.2016.2543729},
  doi          = {10.1109/JSSC.2016.2543729},
  timestamp    = {Sat, 30 Sep 2023 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/jssc/GuoHMPCSST16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iscas/PatilT16,
  author       = {Sharvil Patil and
                  Yannis P. Tsividis},
  title        = {Digital processing of signals produced by voltage-controlled-oscillator-based
                  continuous-time ADCs},
  booktitle    = {{IEEE} International Symposium on Circuits and Systems, {ISCAS} 2016,
                  Montr{\'{e}}al, QC, Canada, May 22-25, 2016},
  pages        = {1046--1049},
  publisher    = {{IEEE}},
  year         = {2016},
  url          = {https://doi.org/10.1109/ISCAS.2016.7527423},
  doi          = {10.1109/ISCAS.2016.7527423},
  timestamp    = {Wed, 16 Oct 2019 14:14:49 +0200},
  biburl       = {https://dblp.org/rec/conf/iscas/PatilT16.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tcas/NuevoPT15,
  author       = {Pablo Mart{\'{\i}}nez{-}Nuevo and
                  Sharvil Patil and
                  Yannis P. Tsividis},
  title        = {Derivative Level-Crossing Sampling},
  journal      = {{IEEE} Trans. Circuits Syst. {II} Express Briefs},
  volume       = {62-II},
  number       = {1},
  pages        = {11--15},
  year         = {2015},
  url          = {https://doi.org/10.1109/TCSII.2014.2362742},
  doi          = {10.1109/TCSII.2014.2362742},
  timestamp    = {Fri, 16 Jul 2021 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/journals/tcas/NuevoPT15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/esscirc/GuoHMPCSST15,
  author       = {Ning Guo and
                  Yipeng Huang and
                  Tao Mai and
                  Sharvil Patil and
                  Chi Cao and
                  Mingoo Seok and
                  Simha Sethumadhavan and
                  Yannis P. Tsividis},
  editor       = {Wolfgang Pribyl and
                  Franz Dielacher and
                  Gernot Hueber},
  title        = {Continuous-time hybrid computation with programmable nonlinearities},
  booktitle    = {{ESSCIRC} Conference 2015 - 41\({}^{\mbox{st}}\) European Solid-State
                  Circuits Conference, Graz, Austria, September 14-18, 2015},
  pages        = {279--282},
  publisher    = {{IEEE}},
  year         = {2015},
  url          = {https://doi.org/10.1109/ESSCIRC.2015.7313881},
  doi          = {10.1109/ESSCIRC.2015.7313881},
  timestamp    = {Sat, 30 Sep 2023 01:00:00 +0200},
  biburl       = {https://dblp.org/rec/conf/esscirc/GuoHMPCSST15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/vlsic/PatilRMT15,
  author       = {Sharvil Patil and
                  Alin Ratiu and
                  Dominique Morche and
                  Yannis P. Tsividis},
  title        = {A 3-10fJ/conv-step 0.0032mm\({}^{\mbox{2}}\) error-shaping alias-free
                  asynchronous {ADC}},
  booktitle    = {Symposium on {VLSI} Circuits, {VLSIC} 2015, Kyoto, Japan, June 17-19,
                  2015},
  pages        = {160},
  publisher    = {{IEEE}},
  year         = {2015},
  url          = {https://doi.org/10.1109/VLSIC.2015.7231249},
  doi          = {10.1109/VLSIC.2015.7231249},
  timestamp    = {Wed, 16 Oct 2019 14:14:49 +0200},
  biburl       = {https://dblp.org/rec/conf/vlsic/PatilRMT15.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/artcom/MehraGPMS09,
  author       = {Ashutosh Mehra and
                  Anu Gupta and
                  Sharvil Patil and
                  Abhishek Mehra and
                  Subhendu Kumar Sahoo},
  title        = {A Novel Dynamic Current Boosting Technique for Enhancement of Settling
                  Time and Elimination of Slewing of {CMOS} Amplifiers},
  booktitle    = {ARTCom 2009, International Conference on Advances in Recent Technologies
                  in Communication and Computing, Kottayam, Kerala, India, 27-28 October
                  2009},
  pages        = {115--117},
  publisher    = {{IEEE} Computer Society},
  year         = {2009},
  url          = {https://doi.org/10.1109/ARTCom.2009.169},
  doi          = {10.1109/ARTCOM.2009.169},
  timestamp    = {Fri, 24 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/artcom/MehraGPMS09.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/artcom/AgarkhedPG09,
  author       = {Amit Agarkhed and
                  Sharvil Patil and
                  Anu Gupta},
  title        = {Improved Implementation of {CRL} and {SCRL} Gates for Ultra Low Power},
  booktitle    = {ARTCom 2009, International Conference on Advances in Recent Technologies
                  in Communication and Computing, Kottayam, Kerala, India, 27-28 October
                  2009},
  pages        = {123--125},
  publisher    = {{IEEE} Computer Society},
  year         = {2009},
  url          = {https://doi.org/10.1109/ARTCom.2009.158},
  doi          = {10.1109/ARTCOM.2009.158},
  timestamp    = {Fri, 24 Mar 2023 00:00:00 +0100},
  biburl       = {https://dblp.org/rec/conf/artcom/AgarkhedPG09.bib},
  bibsource    = {dblp computer science bibliography, https://dblp.org}
}
a service of  Schloss Dagstuhl - Leibniz Center for Informatics