Stop the war!
Остановите войну!
for scientists:
default search action
BibTeX records: Thomas Lenart
@inproceedings{DBLP:conf/reconfig/ZhangLSO09, author = {Chenxin Zhang and Thomas Lenart and Henrik Svensson and Viktor {\"{O}}wall}, editor = {Viktor K. Prasanna and Lionel Torres and Ren{\'{e}} Cumplido}, title = {Design of Coarse-Grained Dynamically Reconfigurable Architecture for {DSP} Applications}, booktitle = {ReConFig'09: 2009 International Conference on Reconfigurable Computing and FPGAs, Cancun, Quintana Roo, Mexico, 9-11 December 2009, Proceedings}, pages = {338--343}, publisher = {{IEEE} Computer Society}, year = {2009}, url = {https://doi.org/10.1109/ReConFig.2009.49}, doi = {10.1109/RECONFIG.2009.49}, timestamp = {Thu, 23 Mar 2023 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/reconfig/ZhangLSO09.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@phdthesis{DBLP:phd/basesearch/Lenart08, author = {Thomas Lenart}, title = {Design of Reconfigurable Hardware Architectures for Real-time Applications}, school = {Lund University, Sweden}, year = {2008}, url = {http://lup.lub.lu.se/record/1148966}, timestamp = {Fri, 19 May 2017 01:00:00 +0200}, biburl = {https://dblp.org/rec/phd/basesearch/Lenart08.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/vlsisp/LenartGO08, author = {Thomas Lenart and Mats Gustafsson and Viktor {\"{O}}wall}, title = {A Hardware Acceleration Platform for Digital Holographic Imaging}, journal = {J. Signal Process. Syst.}, volume = {52}, number = {3}, pages = {297--311}, year = {2008}, url = {https://doi.org/10.1007/s11265-008-0161-2}, doi = {10.1007/S11265-008-0161-2}, timestamp = {Thu, 12 Mar 2020 00:00:00 +0100}, biburl = {https://dblp.org/rec/journals/vlsisp/LenartGO08.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/delta/LenartSO08, author = {Thomas Lenart and Henrik Svensson and Viktor {\"{O}}wall}, title = {A Hybrid Interconnect Network-on-Chip and a Transaction Level Modeling Approach for Reconfigurable Computing}, booktitle = {4th {IEEE} International Symposium on Electronic Design, Test and Applications, {DELTA} 2008, Hong Kong, January 23-25, 2008}, pages = {398--404}, publisher = {{IEEE} Computer Society}, year = {2008}, url = {https://doi.org/10.1109/DELTA.2008.85}, doi = {10.1109/DELTA.2008.85}, timestamp = {Fri, 24 Mar 2023 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/delta/LenartSO08.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ipps/SvenssonLO08, author = {Henrik Svensson and Thomas Lenart and Viktor {\"{O}}wall}, title = {Modelling and exploration of a reconfigurable array using systemC {TLM}}, booktitle = {22nd {IEEE} International Symposium on Parallel and Distributed Processing, {IPDPS} 2008, Miami, Florida USA, April 14-18, 2008}, pages = {1--8}, publisher = {{IEEE}}, year = {2008}, url = {https://doi.org/10.1109/IPDPS.2008.4536521}, doi = {10.1109/IPDPS.2008.4536521}, timestamp = {Fri, 24 Mar 2023 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/ipps/SvenssonLO08.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/iscas/LenartSO08, author = {Thomas Lenart and Henrik Svensson and Viktor {\"{O}}wall}, title = {Modeling and exploration of a reconfigurable architecture for digital holographic imaging}, booktitle = {International Symposium on Circuits and Systems {(ISCAS} 2008), 18-21 May 2008, Sheraton Seattle Hotel, Seattle, Washington, {USA}}, pages = {248--251}, publisher = {{IEEE}}, year = {2008}, url = {https://doi.org/10.1109/ISCAS.2008.4541401}, doi = {10.1109/ISCAS.2008.4541401}, timestamp = {Wed, 16 Oct 2019 14:14:49 +0200}, biburl = {https://dblp.org/rec/conf/iscas/LenartSO08.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/ersa/SvenssonLO07, author = {Henrik Svensson and Thomas Lenart and Viktor {\"{O}}wall}, editor = {Toomas P. Plaks}, title = {Implementing the {G.723.1} Speech Codec Using a Coarse-Grained Reconfigurable Coprocessor}, booktitle = {Proceedings of the 2007 International Conference on Engineering of Reconfigurable Systems {\&} Algorithms, {ERSA} 2007, Las Vegas, Nevada, USA, June 25-28, 2007}, pages = {195--198}, publisher = {{CSREA} Press}, year = {2007}, timestamp = {Fri, 14 Dec 2007 20:45:54 +0100}, biburl = {https://dblp.org/rec/conf/ersa/SvenssonLO07.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/iscas/SvenssonLO07, author = {Henrik Svensson and Thomas Lenart and Viktor {\"{O}}wall}, title = {Accelerating Vector Operations by Utilizing Reconfigurable Coprocessor Architectures}, booktitle = {International Symposium on Circuits and Systems {(ISCAS} 2007), 27-20 May 2007, New Orleans, Louisiana, {USA}}, pages = {3972--3975}, publisher = {{IEEE}}, year = {2007}, url = {https://doi.org/10.1109/ISCAS.2007.378670}, doi = {10.1109/ISCAS.2007.378670}, timestamp = {Wed, 16 Oct 2019 14:14:49 +0200}, biburl = {https://dblp.org/rec/conf/iscas/SvenssonLO07.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/tvlsi/LenartO06, author = {Thomas Lenart and Viktor {\"{O}}wall}, title = {Architectures for Dynamic Data Scaling in 2/4/8K Pipeline {FFT} Cores}, journal = {{IEEE} Trans. Very Large Scale Integr. Syst.}, volume = {14}, number = {11}, pages = {1286--1290}, year = {2006}, url = {https://doi.org/10.1109/TVLSI.2006.886407}, doi = {10.1109/TVLSI.2006.886407}, timestamp = {Wed, 11 Mar 2020 00:00:00 +0100}, biburl = {https://dblp.org/rec/journals/tvlsi/LenartO06.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/icecsys/LenartO05, author = {Thomas Lenart and Viktor {\"{O}}wall}, title = {Xstream - a hardware accelerator for digital holographic imaging}, booktitle = {12th {IEEE} International Conference on Electronics, Circuits, and Systems, {ICECS} 2005, Gammarth, Tunisia, December 11-14, 2005}, pages = {1--4}, publisher = {{IEEE}}, year = {2005}, url = {https://doi.org/10.1109/ICECS.2005.4633556}, doi = {10.1109/ICECS.2005.4633556}, timestamp = {Wed, 16 Oct 2019 14:14:55 +0200}, biburl = {https://dblp.org/rec/conf/icecsys/LenartO05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/mse/HedbergLS05, author = {Hugo Hedberg and Thomas Lenart and Henrik Svensson}, title = {A Complete {MP3} Decoder on a Chip}, booktitle = {2005 International Conference on Microelectronics Systems Education, {MSE} 2005, Anaheim, CA, USA, June 12-13, 2005}, pages = {103--104}, publisher = {{IEEE} Computer Society}, year = {2005}, url = {https://doi.org/10.1109/MSE.2005.6}, doi = {10.1109/MSE.2005.6}, timestamp = {Fri, 24 Mar 2023 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/mse/HedbergLS05.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/fpt/LenartOGSE03, author = {Thomas Lenart and Viktor {\"{O}}wall and Mats Gustafsson and Mikael Sebesta and Peter Egelberg}, title = {Accelerating signal processing algorithms in digital holography using an {FPGA} platform}, booktitle = {Proceedings of the 2003 {IEEE} International Conference on Field-Programmable Technology, Tokyo, Japan, {FPT} 2003, December 15-17, 2003}, pages = {387--390}, publisher = {{IEEE}}, year = {2003}, url = {https://doi.org/10.1109/FPT.2003.1275783}, doi = {10.1109/FPT.2003.1275783}, timestamp = {Wed, 16 Oct 2019 14:14:52 +0200}, biburl = {https://dblp.org/rec/conf/fpt/LenartOGSE03.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/iscas/LenartO03, author = {Thomas Lenart and Viktor {\"{O}}wall}, title = {A 2048 complex point {FFT} processor using a novel data scaling approach}, booktitle = {Proceedings of the 2003 International Symposium on Circuits and Systems, {ISCAS} 2003, Bangkok, Thailand, May 25-28, 2003}, pages = {45--48}, publisher = {{IEEE}}, year = {2003}, url = {https://doi.org/10.1109/ISCAS.2003.1205769}, doi = {10.1109/ISCAS.2003.1205769}, timestamp = {Wed, 16 Oct 2019 14:14:49 +0200}, biburl = {https://dblp.org/rec/conf/iscas/LenartO03.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/mse/HedbergLSNO03, author = {Hugo Hedberg and Thomas Lenart and Henrik Svensson and Peter Nilsson and Viktor {\"{O}}wall}, title = {Teaching Digital HW-Design by Implementing a Complete {MP3} Decoder}, booktitle = {2003 International Conference on Microelectronics Systems Education, {MSE} 2003, Educating Tomorrow's Microsystems Designers, Anaheim, CA, USA, June 1-2, 2003}, pages = {31--32}, publisher = {{IEEE} Computer Society}, year = {2003}, url = {https://doi.org/10.1109/MSE.2003.1205241}, doi = {10.1109/MSE.2003.1205241}, timestamp = {Fri, 24 Mar 2023 00:00:00 +0100}, biburl = {https://dblp.org/rec/conf/mse/HedbergLSNO03.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.