Stop the war!Остановите войну!
for scientists:
default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDBibTeX records: Ramayya Kumar
@inproceedings{DBLP:conf/vlsid/Kumar99,
author = {Ramayya Kumar},
title = {Invited Talk: Practical Use of Formal Verification - Where are we?
Where do we go?},
booktitle = {12th International Conference on {VLSI} Design {(VLSI} Design 1999),
10-13 January 1999, Goa, India},
publisher = {{IEEE} Computer Society},
year = {1999},
url = {http://www.computer.org/csdl/proceedings/vlsid/1999/0013/00/pvlsid1999001932-abs.html},
timestamp = {Wed, 16 Oct 2019 14:14:54 +0200},
biburl = {https://dblp.org/rec/conf/vlsid/Kumar99.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/fmsd/TaharK98,
author = {Sofi{\`{e}}ne Tahar and
Ramayya Kumar},
title = {A Practical Methodology for the Formal Verification of {RISC} Processors},
journal = {Formal Methods Syst. Des.},
volume = {13},
number = {2},
pages = {159--225},
year = {1998},
url = {https://doi.org/10.1023/A:1008622002590},
doi = {10.1023/A:1008622002590},
timestamp = {Fri, 13 Mar 2020 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/fmsd/TaharK98.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/date/EisenbieglerKB97,
author = {Dirk Eisenbiegler and
Ramayya Kumar and
Christian Blumenr{\"{o}}hr},
title = {A constructive approach towards correctness of synthesis-application
within retiming},
booktitle = {European Design and Test Conference, ED{\&}TC '97, Paris, France,
17-20 March 1997},
pages = {427--431},
publisher = {{IEEE} Computer Society},
year = {1997},
url = {https://doi.org/10.1109/EDTC.1997.582395},
doi = {10.1109/EDTC.1997.582395},
timestamp = {Fri, 20 May 2022 15:59:03 +0200},
biburl = {https://dblp.org/rec/conf/date/EisenbieglerKB97.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fmcad/KumarBES96,
author = {Ramayya Kumar and
Christian Blumenr{\"{o}}hr and
Dirk Eisenbiegler and
Detlef Schmid},
editor = {Mandayam K. Srivas and
Albert John Camilleri},
title = {Formal Synthesis in Circuit Design - {A} Classification and Survey},
booktitle = {Formal Methods in Computer-Aided Design, First International Conference,
{FMCAD} '96, Palo Alto, California, USA, November 6-8, 1996, Proceedings},
series = {Lecture Notes in Computer Science},
volume = {1166},
pages = {294--309},
publisher = {Springer},
year = {1996},
url = {https://doi.org/10.1007/BFb0031817},
doi = {10.1007/BFB0031817},
timestamp = {Tue, 14 May 2019 10:00:54 +0200},
biburl = {https://dblp.org/rec/conf/fmcad/KumarBES96.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/tphol/EisenbieglerBK96,
author = {Dirk Eisenbiegler and
Christian Blumenr{\"{o}}hr and
Ramayya Kumar},
editor = {Joakim von Wright and
Jim Grundy and
John Harrison},
title = {Implementation Issues About the Embedding of Existing High Level Synthesis
Algorithms in {HOL}},
booktitle = {Theorem Proving in Higher Order Logics, 9th International Conference,
TPHOLs'96, Turku, Finland, August 26-30, 1996, Proceedings},
series = {Lecture Notes in Computer Science},
volume = {1125},
pages = {157--172},
publisher = {Springer},
year = {1996},
url = {https://doi.org/10.1007/BFb0105403},
doi = {10.1007/BFB0105403},
timestamp = {Thu, 05 Sep 2019 14:51:32 +0200},
biburl = {https://dblp.org/rec/conf/tphol/EisenbieglerBK96.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/cj/TaharK95,
author = {Sofi{\`{e}}ne Tahar and
Ramayya Kumar},
title = {Formal Specification and Verification Techniques for {RISC} Pipeline
Conflicts},
journal = {Comput. J.},
volume = {38},
number = {2},
pages = {111--120},
year = {1995},
url = {https://doi.org/10.1093/comjnl/38.2.111},
doi = {10.1093/COMJNL/38.2.111},
timestamp = {Sat, 20 May 2017 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/cj/TaharK95.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/charme/EisenbieglerK95,
author = {Dirk Eisenbiegler and
Ramayya Kumar},
editor = {Paolo Camurati and
Hans Eveking},
title = {Formally embedding existing high level synthesis algorithms},
booktitle = {Correct Hardware Design and Verification Methods, {IFIP} {WG} 10.5
Advanced Research Working Conference, {CHARME} '95, Frankfurt/Main,
Germany, October 2-4, 1995, Proceedings},
series = {Lecture Notes in Computer Science},
volume = {987},
pages = {71--83},
publisher = {Springer},
year = {1995},
url = {https://doi.org/10.1007/3-540-60385-9\_5},
doi = {10.1007/3-540-60385-9\_5},
timestamp = {Tue, 14 May 2019 10:00:39 +0200},
biburl = {https://dblp.org/rec/conf/charme/EisenbieglerK95.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/date/Kwee-ChristophF95,
author = {Ewa Kwee{-}Christoph and
Fridtjof Feldbusch and
Ramayya Kumar and
Arno Kunzmann},
title = {Generic design flows for project management in a framework environment},
booktitle = {1995 European Design and Test Conference, ED{\&}TC 1995, Paris,
France, March 6-9, 1995},
pages = {280--284},
publisher = {{IEEE} Computer Society},
year = {1995},
url = {https://doi.org/10.1109/EDTC.1995.470383},
doi = {10.1109/EDTC.1995.470383},
timestamp = {Fri, 20 May 2022 15:41:46 +0200},
biburl = {https://dblp.org/rec/conf/date/Kwee-ChristophF95.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/tphol/EisenbieglerK95,
author = {Dirk Eisenbiegler and
Ramayya Kumar},
editor = {E. Thomas Schubert and
Phillip J. Windley and
Jim Alves{-}Foss},
title = {An Automata Theory Dedicated towards Formal Circuit Synthesis},
booktitle = {Higher Order Logic Theorem Proving and Its Applications, 8th International
Workshop, Aspen Grove, UT, USA, September 11-14, 1995, Proceedings},
series = {Lecture Notes in Computer Science},
volume = {971},
pages = {154--169},
publisher = {Springer},
year = {1995},
url = {https://doi.org/10.1007/3-540-60275-5\_63},
doi = {10.1007/3-540-60275-5\_63},
timestamp = {Tue, 14 May 2019 10:00:48 +0200},
biburl = {https://dblp.org/rec/conf/tphol/EisenbieglerK95.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/vlsid/KumarKS95,
author = {Ramayya Kumar and
Thomas Kropf and
Klaus Schneider},
title = {Formal synthesis of circuits with a simple handshake protocol},
booktitle = {8th International Conference on {VLSI} Design {(VLSI} Design 1995),
4-7 January 1995, New Delhi, India},
pages = {255--259},
publisher = {{IEEE} Computer Society},
year = {1995},
url = {https://doi.org/10.1109/ICVD.1995.512119},
doi = {10.1109/ICVD.1995.512119},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/vlsid/KumarKS95.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/fmsd/SchneiderKK94,
author = {Klaus Schneider and
Ramayya Kumar and
Thomas Kropf},
title = {Accelerating Tableaux Proofs Using Compact Representations},
journal = {Formal Methods Syst. Des.},
volume = {5},
number = {1/2},
pages = {145--176},
year = {1994},
url = {https://doi.org/10.1007/BF01384237},
doi = {10.1007/BF01384237},
timestamp = {Fri, 13 Mar 2020 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/fmsd/SchneiderKK94.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/eurodac/KumarT94,
author = {Ramayya Kumar and
Sofi{\`{e}}ne Tahar},
editor = {Jean Mermet},
title = {Formal verification of pipeline conflicts in {RISC} processors},
booktitle = {Proceedings EURO-DAC'94, European Design Automation Conference, Grenoble,
France, September 19-22, 1994},
pages = {284--289},
publisher = {{IEEE} Computer Society},
year = {1994},
url = {http://dl.acm.org/citation.cfm?id=198266},
timestamp = {Wed, 29 Mar 2017 16:45:25 +0200},
biburl = {https://dblp.org/rec/conf/eurodac/KumarT94.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/eurodac/SchneiderKK94,
author = {Klaus Schneider and
Thomas Kropf and
Ramayya Kumar},
editor = {Robert Werner},
title = {Control Path Oriented Verification of Sequential Generic Circuits
with Control and Data Path},
booktitle = {{EDAC} - The European Conference on Design Automation, {ETC} - European
Test Conference, {EUROASIC} - The European Event in {ASIC} Design,
Proceedings, February 28 - March 3, 1994, Paris, France},
pages = {648--652},
publisher = {{IEEE} Computer Society},
year = {1994},
url = {https://doi.org/10.1109/EDTC.1994.326809},
doi = {10.1109/EDTC.1994.326809},
timestamp = {Wed, 16 Oct 2019 14:14:54 +0200},
biburl = {https://dblp.org/rec/conf/eurodac/SchneiderKK94.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/tpcd/KropfSK94,
author = {Thomas Kropf and
Klaus Schneider and
Ramayya Kumar},
editor = {Ramayya Kumar and
Thomas Kropf},
title = {A Formal Framework for High Level Synthesis},
booktitle = {Theorem Provers in Circuit Design - Theory, Practice and Experience,
Second International Conference, {TPCD} '94, Bad Herrenalb, Germany,
September 26-28, 1994, Proceedings},
series = {Lecture Notes in Computer Science},
volume = {901},
pages = {223--238},
publisher = {Springer},
year = {1994},
url = {https://doi.org/10.1007/3-540-59047-1\_51},
doi = {10.1007/3-540-59047-1\_51},
timestamp = {Tue, 14 May 2019 10:00:39 +0200},
biburl = {https://dblp.org/rec/conf/tpcd/KropfSK94.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/tphol/SchneiderKK94,
author = {Klaus Schneider and
Ramayya Kumar and
Thomas Kropf},
editor = {Thomas F. Melham and
Juanito Camilleri},
title = {Automating Verification by Functional Abstraction at the System Level},
booktitle = {Higher Order Logic Theorem Proving and Its Applications, 7th International
Workshop, Valletta, Malta, September 19-22, 1994, Proceedings},
series = {Lecture Notes in Computer Science},
volume = {859},
pages = {391--406},
publisher = {Springer},
year = {1994},
url = {https://doi.org/10.1007/3-540-58450-1\_56},
doi = {10.1007/3-540-58450-1\_56},
timestamp = {Tue, 14 May 2019 10:00:48 +0200},
biburl = {https://dblp.org/rec/conf/tphol/SchneiderKK94.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/tphol/TaharK94,
author = {Sofi{\`{e}}ne Tahar and
Ramayya Kumar},
editor = {Thomas F. Melham and
Juanito Camilleri},
title = {Implementational Issues for Verifying RISC-Pipeline Conflicts in {HOL}},
booktitle = {Higher Order Logic Theorem Proving and Its Applications, 7th International
Workshop, Valletta, Malta, September 19-22, 1994, Proceedings},
series = {Lecture Notes in Computer Science},
volume = {859},
pages = {424--439},
publisher = {Springer},
year = {1994},
url = {https://doi.org/10.1007/3-540-58450-1\_58},
doi = {10.1007/3-540-58450-1\_58},
timestamp = {Sat, 20 May 2017 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/tphol/TaharK94.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@proceedings{DBLP:conf/tpcd/1994,
editor = {Ramayya Kumar and
Thomas Kropf},
title = {Theorem Provers in Circuit Design - Theory, Practice and Experience,
Second International Conference, {TPCD} '94, Bad Herrenalb, Germany,
September 26-28, 1994, Proceedings},
series = {Lecture Notes in Computer Science},
volume = {901},
publisher = {Springer},
year = {1994},
url = {https://doi.org/10.1007/3-540-59047-1},
doi = {10.1007/3-540-59047-1},
isbn = {3-540-59047-1},
timestamp = {Tue, 14 May 2019 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/tpcd/1994.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/fmsd/KumarSK93,
author = {Ramayya Kumar and
Klaus Schneider and
Thomas Kropf},
title = {Structuring and Automating Hardware Proofs in a Higher-Order Theorem-Proving
Environment},
journal = {Formal Methods Syst. Des.},
volume = {2},
number = {2},
pages = {165--223},
year = {1993},
url = {https://doi.org/10.1007/BF01383880},
doi = {10.1007/BF01383880},
timestamp = {Fri, 13 Mar 2020 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/fmsd/KumarSK93.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/charme/KropfKS93,
author = {Thomas Kropf and
Ramayya Kumar and
Klaus Schneider},
editor = {George J. Milne and
Laurence Pierre},
title = {Embedding Hardware Verification Within a Commercial Design Framework},
booktitle = {Correct Hardware Design and Verification Methods, {IFIP} {WG} 10.5
Advanced Research Working Conference, {CHARME} '93, Arles, France,
May 24-26, 1993, Proceedings},
series = {Lecture Notes in Computer Science},
volume = {683},
pages = {242--257},
publisher = {Springer},
year = {1993},
url = {https://doi.org/10.1007/BFb0021728},
doi = {10.1007/BFB0021728},
timestamp = {Tue, 14 May 2019 10:00:39 +0200},
biburl = {https://dblp.org/rec/conf/charme/KropfKS93.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/chdl/SchneiderKK93,
author = {Klaus Schneider and
Ramayya Kumar and
Thomas Kropf},
editor = {David Agnew and
Luc J. M. Claesen and
Raul Camposano},
title = {Hardware-Verification using First Order BDDs},
booktitle = {Computer Hardware Description Languages and their Applications, Proceedings
of the 11th {IFIP} {WG10.2} International Conference on Computer Hardware
Description Languages and their Applications - {CHDL} '93, sponsored
by {IFIP} {WG10.2} and in cooperation with {IEEE} COMPSOC, Ottawa,
Ontario, Canada, 26-28 April, 1993},
series = {{IFIP} Transactions},
volume = {{A-32}},
pages = {45--62},
publisher = {North-Holland},
year = {1993},
timestamp = {Mon, 22 Dec 2014 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/chdl/SchneiderKK93.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iccd/TaharK93,
author = {Sofi{\`{e}}ne Tahar and
Ramayya Kumar},
title = {Towards a Methodology for the Formal Hierarchical Verification},
booktitle = {Proceedings 1993 International Conference on Computer Design: {VLSI}
in Computers {\&} Processors, {ICCD} '93, Cambridge, MA, USA,
October 3-6, 1993},
pages = {58--62},
publisher = {{IEEE} Computer Society},
year = {1993},
url = {https://doi.org/10.1109/ICCD.1993.393405},
doi = {10.1109/ICCD.1993.393405},
timestamp = {Thu, 23 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/iccd/TaharK93.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/tphol/EisenbieglerSK93,
author = {Dirk Eisenbiegler and
Klaus Schneider and
Ramayya Kumar},
editor = {Jeffrey J. Joyce and
Carl{-}Johan H. Seger},
title = {A Functional Approach for Formalizing Regular Hardware Structures},
booktitle = {Higher Order Logic Theorem Proving and its Applications, 6th International
Workshop, {HUG} '93, Vancouver, BC, Canada, August 11-13, 1993, Proceedings},
series = {Lecture Notes in Computer Science},
volume = {780},
pages = {101--114},
publisher = {Springer},
year = {1993},
url = {https://doi.org/10.1007/3-540-57826-9\_128},
doi = {10.1007/3-540-57826-9\_128},
timestamp = {Tue, 14 May 2019 10:00:48 +0200},
biburl = {https://dblp.org/rec/conf/tphol/EisenbieglerSK93.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/tphol/SchneiderKK93,
author = {Klaus Schneider and
Ramayya Kumar and
Thomas Kropf},
editor = {Jeffrey J. Joyce and
Carl{-}Johan H. Seger},
title = {Alternative Proof Procedures for Finite-State Machines in Higher-Order
Logic},
booktitle = {Higher Order Logic Theorem Proving and its Applications, 6th International
Workshop, {HUG} '93, Vancouver, BC, Canada, August 11-13, 1993, Proceedings},
series = {Lecture Notes in Computer Science},
volume = {780},
pages = {213--226},
publisher = {Springer},
year = {1993},
url = {https://doi.org/10.1007/3-540-57826-9\_137},
doi = {10.1007/3-540-57826-9\_137},
timestamp = {Sat, 20 May 2017 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/tphol/SchneiderKK93.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/tphol/TaharK93,
author = {Sofi{\`{e}}ne Tahar and
Ramayya Kumar},
editor = {Jeffrey J. Joyce and
Carl{-}Johan H. Seger},
title = {Implementing a Methodology for Formally Verifying {RISC} Processors
in {HOL}},
booktitle = {Higher Order Logic Theorem Proving and its Applications, 6th International
Workshop, {HUG} '93, Vancouver, BC, Canada, August 11-13, 1993, Proceedings},
series = {Lecture Notes in Computer Science},
volume = {780},
pages = {281--294},
publisher = {Springer},
year = {1993},
url = {https://doi.org/10.1007/3-540-57826-9\_142},
doi = {10.1007/3-540-57826-9\_142},
timestamp = {Sat, 20 May 2017 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/tphol/TaharK93.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/tphol/SchneiderKK93a,
author = {Klaus Schneider and
Ramayya Kumar and
Thomas Kropf},
editor = {Jeffrey J. Joyce and
Carl{-}Johan H. Seger},
title = {Eliminating Higher-Order Quantifiers to Obtain Decision Procedures
for Hardware Verification},
booktitle = {Higher Order Logic Theorem Proving and its Applications, 6th International
Workshop, {HUG} '93, Vancouver, BC, Canada, August 11-13, 1993, Proceedings},
series = {Lecture Notes in Computer Science},
volume = {780},
pages = {385--398},
publisher = {Springer},
year = {1993},
url = {https://doi.org/10.1007/3-540-57826-9\_150},
doi = {10.1007/3-540-57826-9\_150},
timestamp = {Sat, 20 May 2017 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/tphol/SchneiderKK93a.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/cade/SchneiderKK92,
author = {Klaus Schneider and
Ramayya Kumar and
Thomas Kropf},
editor = {Deepak Kapur},
title = {The {FAUST} - Prover},
booktitle = {Automated Deduction - CADE-11, 11th International Conference on Automated
Deduction, Saratoga Springs, NY, USA, June 15-18, 1992, Proceedings},
series = {Lecture Notes in Computer Science},
volume = {607},
pages = {766--770},
publisher = {Springer},
year = {1992},
url = {https://doi.org/10.1007/3-540-55602-8\_221},
doi = {10.1007/3-540-55602-8\_221},
timestamp = {Tue, 14 May 2019 10:00:39 +0200},
biburl = {https://dblp.org/rec/conf/cade/SchneiderKK92.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/tphol/SchneiderKK92,
author = {Klaus Schneider and
Ramayya Kumar and
Thomas Kropf},
editor = {Luc J. M. Claesen and
Michael J. C. Gordon},
title = {Efficient Representation and Computation of Tableau Proofs},
booktitle = {Higher Order Logic Theorem Proving and its Applications, Proceedings
of the {IFIP} {TC10/WG10.2} Workshop HOL'92, Leuven, Belgium, 21-24
September 1992},
series = {{IFIP} Transactions},
volume = {{A-20}},
pages = {39--57},
publisher = {North-Holland/Elsevier},
year = {1992},
timestamp = {Mon, 22 Dec 2014 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/tphol/SchneiderKK92.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/tphol/SchneiderKK92a,
author = {Klaus Schneider and
Ramayya Kumar and
Thomas Kropf},
editor = {Luc J. M. Claesen and
Michael J. C. Gordon},
title = {Modelling Generic Hardware Structures by Abstract Datatypes},
booktitle = {Higher Order Logic Theorem Proving and its Applications, Proceedings
of the {IFIP} {TC10/WG10.2} Workshop HOL'92, Leuven, Belgium, 21-24
September 1992},
series = {{IFIP} Transactions},
volume = {{A-20}},
pages = {165--175},
publisher = {North-Holland/Elsevier},
year = {1992},
timestamp = {Mon, 22 Dec 2014 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/tphol/SchneiderKK92a.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/cav/SchneiderKK91,
author = {Klaus Schneider and
Ramayya Kumar and
Thomas Kropf},
editor = {Kim Guldstrand Larsen and
Arne Skou},
title = {Automating Most Parts of Hardware Proofs in {HOL}},
booktitle = {Computer Aided Verification, 3rd International Workshop, {CAV} '91,
Aalborg, Denmark, July, 1-4, 1991, Proceedings},
series = {Lecture Notes in Computer Science},
volume = {575},
pages = {365--375},
publisher = {Springer},
year = {1991},
url = {https://doi.org/10.1007/3-540-55179-4\_35},
doi = {10.1007/3-540-55179-4\_35},
timestamp = {Tue, 14 May 2019 10:00:43 +0200},
biburl = {https://dblp.org/rec/conf/cav/SchneiderKK91.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/eurodac/FeldbuschK91,
author = {Fridtjof Feldbusch and
Ramayya Kumar},
editor = {Tony Ambler and
Jochen A. G. Jess and
Hugo De Man},
title = {Verification of synthesized circuits at register transfer level with
flow graphs},
booktitle = {Proceedings of the conference on European design automation, EURO-DAC'91,
Amsterdam, The Netherlands, 1991},
pages = {22--26},
publisher = {{EEE} Computer Society},
year = {1991},
url = {http://dl.acm.org/citation.cfm?id=951518},
timestamp = {Tue, 17 Nov 2015 16:02:17 +0100},
biburl = {https://dblp.org/rec/conf/eurodac/FeldbuschK91.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/tphol/KumarKS91,
author = {Ramayya Kumar and
Thomas Kropf and
Klaus Schneider},
editor = {Myla Archer and
Jeffrey J. Joyce and
Karl N. Levitt and
Phillip J. Windley},
title = {Integrating a First-Order Automatic Prover in the {HOL} Environment},
booktitle = {Proceedings of the 1991 International Workshop on the {HOL} Theorem
Proving System and its Applications, August 1991, Davis, California,
{USA}},
pages = {170--176},
publisher = {{IEEE} Computer Society},
year = {1991},
timestamp = {Mon, 22 Dec 2014 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/tphol/KumarKS91.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/tphol/KumarKS91a,
author = {Ramayya Kumar and
Thomas Kropf and
Klaus Schneider},
editor = {Myla Archer and
Jeffrey J. Joyce and
Karl N. Levitt and
Phillip J. Windley},
title = {First Steps Towards Automating Hardware Proofs in {HOL}},
booktitle = {Proceedings of the 1991 International Workshop on the {HOL} Theorem
Proving System and its Applications, August 1991, Davis, California,
{USA}},
pages = {190--193},
publisher = {{IEEE} Computer Society},
year = {1991},
timestamp = {Mon, 22 Dec 2014 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/tphol/KumarKS91a.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/vlsi/SchneiderKK91,
author = {Klaus Schneider and
Ramayya Kumar and
Thomas Kropf},
editor = {Arne Halaas and
Peter B. Denyer},
title = {Structure in Hardware Proofs: First Steps Towards Automation in a
Higher-Order Environment},
booktitle = {{VLSI} 91, Proceedings of the {IFIP} {TC10/WG} 10.5 International
Conference on Very Large Scale Integration, Edinburgh, Scotland, 20-22
August, 1991},
series = {{IFIP} Transactions},
volume = {{A-1}},
pages = {81--90},
publisher = {North-Holland},
year = {1991},
timestamp = {Fri, 02 Aug 2019 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/vlsi/SchneiderKK91.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/ife/WeckerKRKN89,
author = {Thomas Wecker and
Ramayya Kumar and
Wolfgang Rosenstiel and
Heinrich Kr{\"{a}}mer and
Michael Neher},
title = {{CALLAS} - ein System zur automatischen Synthese digitaler Schaltungen},
journal = {Inform. Forsch. Entwickl.},
volume = {4},
number = {1},
pages = {37--54},
year = {1989},
timestamp = {Thu, 21 May 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/ife/WeckerKRKN89.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
a service of 
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-04-25 02:38 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
