default search action
BibTeX records: Mitsuru Hiraki
@inproceedings{DBLP:conf/asscc/ShimogawaNOKIYKIHIK23, author = {Toyohiro Shimogawa and Makoto Nonaka and Toma Ogata and Toshiki Kiryu and Yasuto Igarashi and Kosuke Yayama and Masahiro Kitamura and Hiromichi Ishikura and Mitsuru Hiraki and Masao Ito and Takashi Kono}, title = {An On-Chip {DC-DC} Converter and Power Management System Achieving Zero Standby-to-Active Transition Time in {MCU}}, booktitle = {{IEEE} Asian Solid-State Circuits Conference, {A-SSCC} 2023, Haikou, China, November 5-8, 2023}, pages = {1--3}, publisher = {{IEEE}}, year = {2023}, url = {https://doi.org/10.1109/A-SSCC58667.2023.10347999}, doi = {10.1109/A-SSCC58667.2023.10347999}, timestamp = {Sat, 27 Jan 2024 20:22:56 +0100}, biburl = {https://dblp.org/rec/conf/asscc/ShimogawaNOKIYKIHIK23.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/vlsic/MorishitaKOTHOA21, author = {Fukashi Morishita and Norihito Kato and Satoshi Okubo and Takao Toi and Mitsuru Hiraki and Sugako Otani and Hideaki Abe and Yuji Shinohara and Hiroyuki Kondo}, title = {A {CMOS} Image Sensor and an {AI} Accelerator for Realizing Edge-Computing-Based Surveillance Camera Systems}, booktitle = {2021 Symposium on {VLSI} Circuits, Kyoto, Japan, June 13-19, 2021}, pages = {1--2}, publisher = {{IEEE}}, year = {2021}, url = {https://doi.org/10.23919/VLSICircuits52068.2021.9492514}, doi = {10.23919/VLSICIRCUITS52068.2021.9492514}, timestamp = {Mon, 26 Jun 2023 01:00:00 +0200}, biburl = {https://dblp.org/rec/conf/vlsic/MorishitaKOTHOA21.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/asscc/YoichiOTTKSTOHI20, author = {Koji Yoichi and Sugako Otani and Kazutoshi Tsuda and Naoya Tokimoto and Hideki Kamegawa and Yoshihisa Satou and Shioto Tanaka and Hideki Otsu and Mitsuru Hiraki and Masao Ito and Mitsuya Fukazawa and Hiroyuki Kondo}, title = {A High-Precision Analog Front End Integrated in a 32bit Microcontroller for Industrial Sensing Applications}, booktitle = {{IEEE} Asian Solid-State Circuits Conference, {A-SSCC} 2020, Virtual Event, Japan, November 9-11, 2020}, pages = {1--4}, publisher = {{IEEE}}, year = {2020}, url = {https://doi.org/10.1109/A-SSCC48613.2020.9336101}, doi = {10.1109/A-SSCC48613.2020.9336101}, timestamp = {Fri, 12 Feb 2021 13:30:23 +0100}, biburl = {https://dblp.org/rec/conf/asscc/YoichiOTTKSTOHI20.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/asscc/HirakiOIMAK18, author = {Mitsuru Hiraki and Sugako Otani and Masao Ito and Takuya Mizokami and Masahiro Araki and Hiroyuki Kondo}, title = {A Capacitance-to-Digital Converter Integrated in a 32bit Microcontroller for 3D Gesture Sensing}, booktitle = {{IEEE} Asian Solid-State Circuits Conference, {A-SSCC} 2018, Tainan, Taiwan, November 5-7, 2018}, pages = {269--272}, publisher = {{IEEE}}, year = {2018}, url = {https://doi.org/10.1109/ASSCC.2018.8579264}, doi = {10.1109/ASSCC.2018.8579264}, timestamp = {Wed, 16 Oct 2019 14:14:55 +0200}, biburl = {https://dblp.org/rec/conf/asscc/HirakiOIMAK18.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/jssc/HirakiFI04, author = {Mitsuru Hiraki and Kenichi Fukui and Takayasu Ito}, title = {A low-power microcontroller having a 0.5-{\(\mu\)}A standby current on-chip regulator with dual-reference scheme}, journal = {{IEEE} J. Solid State Circuits}, volume = {39}, number = {4}, pages = {661--666}, year = {2004}, url = {https://doi.org/10.1109/JSSC.2004.824705}, doi = {10.1109/JSSC.2004.824705}, timestamp = {Tue, 29 Aug 2023 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/jssc/HirakiFI04.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/jssc/HirakiIFOHN02, author = {Mitsuru Hiraki and Takayasu Ito and Atsushi Fujiwara and Taichi Ohashi and Tetsuro Hamano and Takaaki Noda}, title = {A 63-{\(\mu\)}W standby power microcontroller with on-chip hybrid regulator scheme}, journal = {{IEEE} J. Solid State Circuits}, volume = {37}, number = {5}, pages = {605--611}, year = {2002}, url = {https://doi.org/10.1109/4.997854}, doi = {10.1109/4.997854}, timestamp = {Wed, 06 Apr 2022 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/jssc/HirakiIFOHN02.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/cicc/MiyamaKHOK99, author = {Mikako Miyama and Shiro Kamohara and Mitsuru Hiraki and Kazunori Onozawa and Hisaaki Kunitomo}, title = {Pre-silicon parameter generation methodology using {BSIM3} for device/circuit concurrent design}, booktitle = {Proceedings of the {IEEE} 1999 Custom Integrated Circuits Conference, {CICC} 1999, San Diego, CA, USA, May 16-19, 1999}, pages = {359--363}, publisher = {{IEEE}}, year = {1999}, url = {https://doi.org/10.1109/CICC.1999.777306}, doi = {10.1109/CICC.1999.777306}, timestamp = {Fri, 07 Jul 2023 11:00:51 +0200}, biburl = {https://dblp.org/rec/conf/cicc/MiyamaKHOK99.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/tvlsi/BajwaHKGNSSS97, author = {Raminder Singh Bajwa and Mitsuru Hiraki and Hirotsugu Kojima and Douglas J. Gorny and Ken{-}ichi Nitta and Avadhani Shridhar and Koichi Seki and Katsuro Sasaki}, title = {Instruction buffering to reduce power in processors for signal processing}, journal = {{IEEE} Trans. Very Large Scale Integr. Syst.}, volume = {5}, number = {4}, pages = {417--424}, year = {1997}, url = {https://doi.org/10.1109/92.645068}, doi = {10.1109/92.645068}, timestamp = {Wed, 11 Mar 2020 00:00:00 +0100}, biburl = {https://dblp.org/rec/journals/tvlsi/BajwaHKGNSSS97.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@inproceedings{DBLP:conf/islped/HirakiBKGNSSS96, author = {Mitsuru Hiraki and Raminder Singh Bajwa and Hirotsugu Kojima and Douglas J. Gorny and Ken{-}ichi Nitta and Avadhani Shridhar and Katsuro Sasaki and Koichi Seki}, editor = {Mark Horowitz and Jan M. Rabaey and Brock Barton and Massoud Pedram}, title = {Stage-skip pipeline: a low power processor architecture using a decoded instruction buffer}, booktitle = {Proceedings of the 1996 International Symposium on Low Power Electronics and Design, 1996, Monterey, California, USA, August 12-14, 1996}, pages = {353--358}, publisher = {{IEEE}}, year = {1996}, url = {https://doi.org/10.1109/LPE.1996.547538}, doi = {10.1109/LPE.1996.547538}, timestamp = {Mon, 09 Aug 2021 14:54:04 +0200}, biburl = {https://dblp.org/rec/conf/islped/HirakiBKGNSSS96.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
@article{DBLP:journals/jssc/HirakiKMAH95, author = {Mitsuru Hiraki and Hirotsugu Kojima and Hitoshi Misawa and Takashi Akazawa and Yuji Hatano}, title = {Data-dependent logic swing internal bus architecture for ultralow-power LSI's}, journal = {{IEEE} J. Solid State Circuits}, volume = {30}, number = {4}, pages = {397--402}, year = {1995}, url = {https://doi.org/10.1109/4.375959}, doi = {10.1109/4.375959}, timestamp = {Wed, 03 May 2023 01:00:00 +0200}, biburl = {https://dblp.org/rec/journals/jssc/HirakiKMAH95.bib}, bibsource = {dblp computer science bibliography, https://dblp.org} }
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.