default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDBibTeX records: Grigoris Dimitroulakos
@article{DBLP:journals/tosem/KaranikolasDM23,
author = {Chris Karanikolas and
Grigoris Dimitroulakos and
Konstantinos Masselos},
title = {Simulating Software Evolution to Evaluate the Reliability of Early
Decision-making among Design Alternatives toward Maintainability},
journal = {{ACM} Trans. Softw. Eng. Methodol.},
volume = {32},
number = {3},
pages = {70:1--70:38},
year = {2023},
url = {https://doi.org/10.1145/3569931},
doi = {10.1145/3569931},
timestamp = {Fri, 21 Jul 2023 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/tosem/KaranikolasDM23.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tecs/LatifisPDCLMC20,
author = {Ioannis Latifis and
Karthick Parashar and
Grigoris Dimitroulakos and
Hans Cappelle and
Christakis Lezos and
Konstantinos Masselos and
Francky Catthoor},
title = {A Retargetable MATLAB-to-C Compiler Exploiting Custom Instructions
and Data Parallelism},
journal = {{ACM} Trans. Embed. Comput. Syst.},
volume = {19},
number = {6},
pages = {50:1--50:27},
year = {2020},
url = {https://doi.org/10.1145/3391898},
doi = {10.1145/3391898},
timestamp = {Mon, 28 Aug 2023 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/tecs/LatifisPDCLMC20.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/todaes/LezosDLM20,
author = {Christakis Lezos and
Grigoris Dimitroulakos and
Ioannis Latifis and
Konstantinos Masselos},
title = {A Locality Optimizer for Loop-dominated Applications Based on Reuse
Distance Analysis},
journal = {{ACM} Trans. Design Autom. Electr. Syst.},
volume = {25},
number = {6},
pages = {51:1--51:26},
year = {2020},
url = {https://doi.org/10.1145/3398189},
doi = {10.1145/3398189},
timestamp = {Thu, 05 Nov 2020 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/todaes/LezosDLM20.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@misc{DBLP:data/10/KaranikolasDM20,
author = {Chris Karanikolas and
Grigoris Dimitroulakos and
Konstantinos Masselos},
title = {Experimental (raw) Data of Statistical Comparison Between Formal and
Simulated Models' Outcomes for {CIBI} vs. {CVP} General Problem},
publisher = {{IEEE} DataPort},
year = {2020},
month = may,
howpublished = {\url{https://doi.org/10.21227/8863-mt73}},
note = {Accessed on YYYY-MM-DD.},
url = {https://doi.org/10.21227/8863-mt73},
doi = {10.21227/8863-MT73},
timestamp = {Tue, 18 Jun 2024 01:00:00 +0200},
biburl = {https://dblp.org/rec/data/10/KaranikolasDM20.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/todaes/LatifisPDCLMC17,
author = {Ioannis Latifis and
Karthick Parashar and
Grigoris Dimitroulakos and
Hans Cappelle and
Christakis Lezos and
Konstantinos Masselos and
Francky Catthoor},
title = {A {MATLAB} Vectorizing Compiler Targeting Application-Specific Instruction
Set Processors},
journal = {{ACM} Trans. Design Autom. Electr. Syst.},
volume = {22},
number = {2},
pages = {32:1--32:28},
year = {2017},
url = {https://doi.org/10.1145/2996182},
doi = {10.1145/2996182},
timestamp = {Tue, 06 Nov 2018 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/todaes/LatifisPDCLMC17.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tosem/KaranikolasDM17,
author = {Chris Karanikolas and
Grigoris Dimitroulakos and
Konstantinos Masselos},
title = {Early Evaluation of Implementation Alternatives of Composite Data
Structures Toward Maintainability},
journal = {{ACM} Trans. Softw. Eng. Methodol.},
volume = {26},
number = {2},
pages = {8:1--8:44},
year = {2017},
url = {https://doi.org/10.1145/3132731},
doi = {10.1145/3132731},
timestamp = {Sat, 08 Jan 2022 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/tosem/KaranikolasDM17.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/cgo/LezosDLM16,
author = {Christakis Lezos and
Grigoris Dimitroulakos and
Ioannis Latifis and
Konstantinos Masselos},
editor = {Robert J. Stewart and
Greg Michaelson},
title = {Automatic Generation of Code Analysis Tools: The CastQL Approach},
booktitle = {Proceedings of the 1st International Workshop on Real World Domain
Specific Languages, RWDSL@CGO 2016, Barcelona, Spain, March 12, 2016},
pages = {3:1--3:10},
publisher = {{ACM}},
year = {2016},
url = {https://dl.acm.org/citation.cfm?id=2889422},
timestamp = {Mon, 01 Aug 2022 08:51:50 +0200},
biburl = {https://dblp.org/rec/conf/cgo/LezosDLM16.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/date/LatifisPDCLMC16,
author = {Ioannis Latifis and
Karthick Parashar and
Grigoris Dimitroulakos and
Hans Cappelle and
Christakis Lezos and
Konstantinos Masselos and
Francky Catthoor},
editor = {Luca Fanucci and
J{\"{u}}rgen Teich},
title = {Matlab to {C} compilation targeting Application Specific Instruction
Set Processors},
booktitle = {2016 Design, Automation {\&} Test in Europe Conference {\&}
Exhibition, {DATE} 2016, Dresden, Germany, March 14-18, 2016},
pages = {1453--1456},
publisher = {{IEEE}},
year = {2016},
url = {https://ieeexplore.ieee.org/document/7459538/},
timestamp = {Mon, 09 Aug 2021 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/date/LatifisPDCLMC16.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/scopes/LezosLDM16,
author = {Christakis Lezos and
Ioannis Latifis and
Grigoris Dimitroulakos and
Konstantinos Masselos},
editor = {Sander Stuijk},
title = {Compiler-Directed Data Locality Optimization in {MATLAB}},
booktitle = {Proceedings of the 19th International Workshop on Software and Compilers
for Embedded Systems, {SCOPES} 2016, Sankt Goar, Germany, May 23-25,
2016},
pages = {6--9},
publisher = {{ACM}},
year = {2016},
url = {https://doi.org/10.1145/2906363.2906378},
doi = {10.1145/2906363.2906378},
timestamp = {Tue, 06 Nov 2018 16:58:57 +0100},
biburl = {https://dblp.org/rec/conf/scopes/LezosLDM16.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/date/LezosDM15,
author = {Christakis Lezos and
Grigoris Dimitroulakos and
Konstantinos Masselos},
editor = {Wolfgang Nebel and
David Atienza},
title = {Reuse distance analysis for locality optimization in loop-dominated
applications},
booktitle = {Proceedings of the 2015 Design, Automation {\&} Test in Europe
Conference {\&} Exhibition, {DATE} 2015, Grenoble, France, March
9-13, 2015},
pages = {1237--1240},
publisher = {{ACM}},
year = {2015},
url = {http://dl.acm.org/citation.cfm?id=2757099},
timestamp = {Mon, 09 Aug 2021 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/date/LezosDM15.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/LiorisDM14,
author = {Theodoros Lioris and
Grigoris Dimitroulakos and
Konstantinos Masselos},
title = {An early memory hierarchy evaluation simulator for multimedia applications},
journal = {Microprocess. Microsystems},
volume = {38},
number = {1},
pages = {31--41},
year = {2014},
url = {https://doi.org/10.1016/j.micpro.2013.10.006},
doi = {10.1016/J.MICPRO.2013.10.006},
timestamp = {Sat, 22 Feb 2020 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/mam/LiorisDM14.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/StripfOBBRSGAVDSKDMKMP13,
author = {Timo Stripf and
Oliver Oey and
Thomas Bruckschl{\"{o}}gl and
J{\"{u}}rgen Becker and
Gerard K. Rauwerda and
Kim Sunesen and
George Goulas and
Panayiotis Alefragis and
Nikolaos S. Voros and
Steven Derrien and
Olivier Sentieys and
Nikolaos Kavvadias and
Grigoris Dimitroulakos and
Kostas Masselos and
Dimitrios Kritharidis and
Nikolaos Mitas and
Thomas Perschke},
title = {Compiling Scilab to high performance embedded multicore systems},
journal = {Microprocess. Microsystems},
volume = {37},
number = {8-C},
pages = {1033--1049},
year = {2013},
url = {https://doi.org/10.1016/j.micpro.2013.07.004},
doi = {10.1016/J.MICPRO.2013.07.004},
timestamp = {Sat, 22 Feb 2020 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/mam/StripfOBBRSGAVDSKDMKMP13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/dasip/LezosDFM13,
author = {Christakis Lezos and
Grigoris Dimitroulakos and
Angeliki Freskou and
Konstantinos Masselos},
title = {Dynamic source code analysis for memory hierarchy optimization in
multimedia applications},
booktitle = {2013 Conference on Design and Architectures for Signal and Image Processing,
Cagliari, Italy, October 8-10, 2013},
pages = {343--344},
publisher = {{IEEE}},
year = {2013},
url = {https://ieeexplore.ieee.org/document/6661567/},
timestamp = {Mon, 09 Aug 2021 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/dasip/LezosDFM13.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/dasip/DimitroulakosLM12,
author = {Grigoris Dimitroulakos and
Christakis Lezos and
Konstantinos Masselos},
title = {{MEMSCOPT:} {A} source-to-source compiler for dynamic code analysis
and loop transformations},
booktitle = {Proceedings of the 2012 Conference on Design and Architectures for
Signal and Image Processing, {DASIP} 2012, Karlsruhe, Germany, October
23-25, 2012},
pages = {385--386},
publisher = {{IEEE}},
year = {2012},
url = {https://ieeexplore.ieee.org/document/6385418/},
timestamp = {Mon, 09 Aug 2021 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/dasip/DimitroulakosLM12.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/dasip/DimitroulakosLLM12,
author = {Grigoris Dimitroulakos and
Theodoros Lioris and
Christakis Lezos and
Konstantinos Masselos},
title = {{XMSIM:} {A} tool for early memory hierarchy evaluation},
booktitle = {Proceedings of the 2012 Conference on Design and Architectures for
Signal and Image Processing, {DASIP} 2012, Karlsruhe, Germany, October
23-25, 2012},
pages = {405--406},
publisher = {{IEEE}},
year = {2012},
url = {https://ieeexplore.ieee.org/document/6385428/},
timestamp = {Mon, 09 Aug 2021 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/dasip/DimitroulakosLLM12.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/recosoc/StripfOBKHBRSKDMKMGAVDMSGP12,
author = {Timo Stripf and
Oliver Oey and
Thomas Bruckschl{\"{o}}gl and
Ralf K{\"{o}}nig and
Michael H{\"{u}}bner and
J{\"{u}}rgen Becker and
Gerard K. Rauwerda and
Kim Sunesen and
Nikolaos Kavvadias and
Grigoris Dimitroulakos and
Kostas Masselos and
Dimitrios Kritharidis and
Nikolaos Mitas and
George Goulas and
Panayiotis Alefragis and
Nikolaos S. Voros and
Steven Derrien and
Daniel M{\'{e}}nard and
Olivier Sentieys and
Diana G{\"{o}}hringer and
Thomas Perschke},
editor = {Leandro Soares Indrusiak and
Guy Gogniat and
Nikolaos S. Voros},
title = {A flexible approach for compiling scilab to reconfigurable multi-core
embedded systems},
booktitle = {7th International Workshop on Reconfigurable and Communication-Centric
Systems-on-Chip (ReCoSoC), York, United Kingdom, July 9-11, 2012},
pages = {1--8},
publisher = {{IEEE}},
year = {2012},
url = {https://doi.org/10.1109/ReCoSoC.2012.6322879},
doi = {10.1109/RECOSOC.2012.6322879},
timestamp = {Wed, 28 Apr 2021 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/recosoc/StripfOBKHBRSKDMKMGAVDMSGP12.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/samos/GoulasAVVGKDMGDMSHSOBRSKM12,
author = {George Goulas and
Panayiotis Alefragis and
Nikolaos S. Voros and
Christos Valouxis and
Christos Gogos and
Nikolaos Kavvadias and
Grigoris Dimitroulakos and
Kostas Masselos and
Diana G{\"{o}}hringer and
Steven Derrien and
Daniel M{\'{e}}nard and
Olivier Sentieys and
Michael H{\"{u}}bner and
Timo Stripf and
Oliver Oey and
J{\"{u}}rgen Becker and
Gerard K. Rauwerda and
Kim Sunesen and
Dimitrios Kritharidis and
Nikolaos Mitas},
title = {From Scilab to multicore embedded systems: Algorithms and methodologies},
booktitle = {2012 International Conference on Embedded Computer Systems: Architectures,
Modeling, and Simulation, {SAMOS} XII, Samos, Greece, July 16-19,
2012},
pages = {268--275},
publisher = {{IEEE}},
year = {2012},
url = {https://doi.org/10.1109/SAMOS.2012.6404184},
doi = {10.1109/SAMOS.2012.6404184},
timestamp = {Wed, 28 Apr 2021 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/samos/GoulasAVVGKDMGDMSHSOBRSKM12.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/isvlsi/LiorisDM10a,
author = {Theodoros Lioris and
Grigoris Dimitroulakos and
Kostas Masselos},
editor = {Nikolaos S. Voros and
Amar Mukherjee and
Nicolas Sklavos and
Konstantinos Masselos and
Michael H{\"{u}}bner},
title = {{XMSIM:} Extensible Memory Simulator for Early Memory Hierarchy Evaluation},
booktitle = {{VLSI} 2010 Annual Symposium - Selected papers},
series = {Lecture Notes in Electrical Engineering},
volume = {105},
pages = {199--216},
publisher = {Springer},
year = {2010},
url = {https://doi.org/10.1007/978-94-007-1488-5\_12},
doi = {10.1007/978-94-007-1488-5\_12},
timestamp = {Thu, 20 Jan 2022 09:49:09 +0100},
biburl = {https://dblp.org/rec/conf/isvlsi/LiorisDM10a.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/isvlsi/LiorisDM10,
author = {Theodoros Lioris and
Grigoris Dimitroulakos and
Kostas Masselos},
title = {{XMSIM:} EXtensible Memory SIMulator for Early Memory Hierarchy Evaluation},
booktitle = {{IEEE} Computer Society Annual Symposium on VLSI, {ISVLSI} 2010, 5-7
July 2010, Lixouri Kefalonia, Greece},
pages = {375--380},
publisher = {{IEEE} Computer Society},
year = {2010},
url = {https://doi.org/10.1109/ISVLSI.2010.106},
doi = {10.1109/ISVLSI.2010.106},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/isvlsi/LiorisDM10.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/mam/DimitroulakosGGG09,
author = {Grigoris Dimitroulakos and
Stavros Georgiopoulos and
Michalis D. Galanis and
Costas E. Goutis},
title = {Resource aware mapping on coarse grained reconfigurable arrays},
journal = {Microprocess. Microsystems},
volume = {33},
number = {2},
pages = {91--105},
year = {2009},
url = {https://doi.org/10.1016/j.micpro.2008.07.002},
doi = {10.1016/J.MICPRO.2008.07.002},
timestamp = {Sat, 22 Feb 2020 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/mam/DimitroulakosGGG09.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tjs/DimitroulakosKGG09,
author = {Grigoris Dimitroulakos and
Nikos Kostaras and
Michalis D. Galanis and
Costas E. Goutis},
title = {Compiler assisted architectural exploration framework for coarse grained
reconfigurable arrays},
journal = {J. Supercomput.},
volume = {48},
number = {2},
pages = {115--151},
year = {2009},
url = {https://doi.org/10.1007/s11227-008-0208-y},
doi = {10.1007/S11227-008-0208-Y},
timestamp = {Sat, 21 Oct 2023 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/tjs/DimitroulakosKGG09.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/vlsisp/GalanisDG08,
author = {Michalis D. Galanis and
Gregory Dimitroulakos and
Costas E. Goutis},
title = {Performance and Energy Consumption Improvements in Microprocessor
Systems Utilizing a Coprocessor Data-Path},
journal = {J. Signal Process. Syst.},
volume = {50},
number = {2},
pages = {179--200},
year = {2008},
url = {https://doi.org/10.1007/s11265-007-0097-y},
doi = {10.1007/S11265-007-0097-Y},
timestamp = {Thu, 12 Mar 2020 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/vlsisp/GalanisDG08.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/issoc/GeorgiopoulosDG08,
author = {Stavros Georgiopoulos and
Grigoris Dimitroulakos and
Costas E. Goutis},
title = {Integrating high speed multipliers in Coarse Grain Reconfigurable
Arrays},
booktitle = {2008 {IEEE} International Symposium on System-on-Chip, {SOC} 2008,
Tampere, Finland, November 5-6, 2008},
pages = {1--4},
publisher = {{IEEE}},
year = {2008},
url = {https://doi.org/10.1109/ISSOC.2008.4694885},
doi = {10.1109/ISSOC.2008.4694885},
timestamp = {Mon, 09 Aug 2021 14:54:02 +0200},
biburl = {https://dblp.org/rec/conf/issoc/GeorgiopoulosDG08.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tjs/GalanisDG07,
author = {Michalis D. Galanis and
Grigoris Dimitroulakos and
Costas E. Goutis},
title = {Exploring the speedups of embedded microprocessor systems utilizing
a high-performance coprocessor data-path},
journal = {J. Supercomput.},
volume = {39},
number = {3},
pages = {251--271},
year = {2007},
url = {https://doi.org/10.1007/s11227-006-0007-2},
doi = {10.1007/S11227-006-0007-2},
timestamp = {Fri, 22 May 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/tjs/GalanisDG07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tjs/DimitroulakosGG07,
author = {Grigoris Dimitroulakos and
Michalis D. Galanis and
Costas E. Goutis},
title = {Design space exploration of an optimized compiler approach for a generic
reconfigurable array architecture},
journal = {J. Supercomput.},
volume = {40},
number = {2},
pages = {127--157},
year = {2007},
url = {https://doi.org/10.1007/s11227-006-0016-1},
doi = {10.1007/S11227-006-0016-1},
timestamp = {Mon, 28 Aug 2023 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/tjs/DimitroulakosGG07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/todaes/GalanisDTG07,
author = {Michalis D. Galanis and
Gregory Dimitroulakos and
Spyros Tragoudas and
Costas E. Goutis},
title = {Speedups in embedded systems with a high-performance coprocessor datapath},
journal = {{ACM} Trans. Design Autom. Electr. Syst.},
volume = {12},
number = {3},
pages = {35:1--35:22},
year = {2007},
url = {https://doi.org/10.1145/1255456.1255472},
doi = {10.1145/1255456.1255472},
timestamp = {Tue, 06 Nov 2018 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/todaes/GalanisDTG07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tvlsi/GalanisDG07,
author = {Michalis D. Galanis and
Grigoris Dimitroulakos and
Costas E. Goutis},
title = {Speedups and Energy Reductions From Mapping {DSP} Applications on
an Embedded Reconfigurable System},
journal = {{IEEE} Trans. Very Large Scale Integr. Syst.},
volume = {15},
number = {12},
pages = {1362--1366},
year = {2007},
url = {https://doi.org/10.1109/TVLSI.2007.909812},
doi = {10.1109/TVLSI.2007.909812},
timestamp = {Wed, 11 Mar 2020 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/tvlsi/GalanisDG07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/cf/DimitroulakosGKG07,
author = {Grigoris Dimitroulakos and
Michalis D. Galanis and
Nikos Kostaras and
Costas E. Goutis},
editor = {Utpal Banerjee and
Jos{\'{e}} Moreira and
Michel Dubois and
Per Stenstr{\"{o}}m},
title = {A unified evaluation framework for coarse grained reconfigurable array
architectures},
booktitle = {Proceedings of the 4th Conference on Computing Frontiers, 2007, Ischia,
Italy, May 7-9, 2007},
pages = {161--172},
publisher = {{ACM}},
year = {2007},
url = {https://doi.org/10.1145/1242531.1242557},
doi = {10.1145/1242531.1242557},
timestamp = {Mon, 06 Dec 2021 16:37:01 +0100},
biburl = {https://dblp.org/rec/conf/cf/DimitroulakosGKG07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/glvlsi/GalanisDG07,
author = {Michalis D. Galanis and
Grigoris Dimitroulakos and
Costas E. Goutis},
editor = {Hai Zhou and
Enrico Macii and
Zhiyuan Yan and
Yehia Massoud},
title = {Improving performance and energy consumption in embedded microprocessor
platforms with a flexible custom coprocessor data-path},
booktitle = {Proceedings of the 17th {ACM} Great Lakes Symposium on {VLSI} 2007,
Stresa, Lago Maggiore, Italy, March 11-13, 2007},
pages = {2--7},
publisher = {{ACM}},
year = {2007},
url = {https://doi.org/10.1145/1228784.1228792},
doi = {10.1145/1228784.1228792},
timestamp = {Wed, 16 Aug 2023 21:16:32 +0200},
biburl = {https://dblp.org/rec/conf/glvlsi/GalanisDG07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/glvlsi/DimitroulakosKGG07,
author = {Grigoris Dimitroulakos and
Nikos Kostaras and
Michalis D. Galanis and
Costas E. Goutis},
editor = {Hai Zhou and
Enrico Macii and
Zhiyuan Yan and
Yehia Massoud},
title = {Compiler assisted architectural exploration for coarse grained reconfigurable
arrays},
booktitle = {Proceedings of the 17th {ACM} Great Lakes Symposium on {VLSI} 2007,
Stresa, Lago Maggiore, Italy, March 11-13, 2007},
pages = {164--167},
publisher = {{ACM}},
year = {2007},
url = {https://doi.org/10.1145/1228784.1228827},
doi = {10.1145/1228784.1228827},
timestamp = {Tue, 06 Nov 2018 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/glvlsi/DimitroulakosKGG07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/ipps/GalanisDG07,
author = {Michalis D. Galanis and
Grigoris Dimitroulakos and
Costas E. Goutis},
title = {Speedups and Energy Savings of Microprocessor Platforms with a Coarse-Grained
Reconfigurable Data-Path},
booktitle = {21th International Parallel and Distributed Processing Symposium {(IPDPS}
2007), Proceedings, 26-30 March 2007, Long Beach, California, {USA}},
pages = {1--8},
publisher = {{IEEE}},
year = {2007},
url = {https://doi.org/10.1109/IPDPS.2007.370383},
doi = {10.1109/IPDPS.2007.370383},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/ipps/GalanisDG07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/patmos/GalanisDG07,
author = {Michalis D. Galanis and
Grigoris Dimitroulakos and
Costas E. Goutis},
editor = {Nadine Az{\'{e}}mard and
Lars J. Svensson},
title = {Performance Optimization of Embedded Applications in a Hybrid Reconfigurable
Platform},
booktitle = {Integrated Circuit and System Design. Power and Timing Modeling, Optimization
and Simulation, 17th International Workshop, {PATMOS} 2007, Gothenburg,
Sweden, September 3-5, 2007, Proceedings},
series = {Lecture Notes in Computer Science},
volume = {4644},
pages = {352--362},
publisher = {Springer},
year = {2007},
url = {https://doi.org/10.1007/978-3-540-74442-9\_34},
doi = {10.1007/978-3-540-74442-9\_34},
timestamp = {Tue, 14 May 2019 10:00:54 +0200},
biburl = {https://dblp.org/rec/conf/patmos/GalanisDG07.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tjs/GalanisDG06,
author = {Michalis D. Galanis and
Grigoris Dimitroulakos and
Costas E. Goutis},
title = {Performance Improvements from Partitioning Applications to {FPGA}
Hardware in Embedded SoCs},
journal = {J. Supercomput.},
volume = {35},
number = {2},
pages = {185--199},
year = {2006},
url = {https://doi.org/10.1007/s11227-006-2953-0},
doi = {10.1007/S11227-006-2953-0},
timestamp = {Fri, 22 May 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/tjs/GalanisDG06.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/tjs/GalanisDG06a,
author = {Michalis D. Galanis and
Grigoris Dimitroulakos and
Costas E. Goutis},
title = {Partitioning Methodology for Heterogeneous Reconfigurable Functional
Units},
journal = {J. Supercomput.},
volume = {38},
number = {1},
pages = {17--34},
year = {2006},
url = {https://doi.org/10.1007/s11227-006-6743-5},
doi = {10.1007/S11227-006-6743-5},
timestamp = {Fri, 22 May 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/tjs/GalanisDG06a.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/ipps/DimitroulakosGG06,
author = {Grigoris Dimitroulakos and
Michalis D. Galanis and
Constantinos E. Goutis},
title = {Exploring the design space of an optimized compiler approach for mesh-like
coarse-grained reconfigurable architectures},
booktitle = {20th International Parallel and Distributed Processing Symposium {(IPDPS}
2006), Proceedings, 25-29 April 2006, Rhodes Island, Greece},
publisher = {{IEEE}},
year = {2006},
url = {https://doi.org/10.1109/IPDPS.2006.1639349},
doi = {10.1109/IPDPS.2006.1639349},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/ipps/DimitroulakosGG06.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/ipps/GalanisDG06,
author = {Michalis D. Galanis and
Grigoris Dimitroulakos and
Constantinos E. Goutis},
title = {Design flow for optimizing performance in processor systems with on-chip
coarse-grain reconfigurable logic},
booktitle = {20th International Parallel and Distributed Processing Symposium {(IPDPS}
2006), Proceedings, 25-29 April 2006, Rhodes Island, Greece},
publisher = {{IEEE}},
year = {2006},
url = {https://doi.org/10.1109/IPDPS.2006.1639348},
doi = {10.1109/IPDPS.2006.1639348},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/ipps/GalanisDG06.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/ipps/GalanisDG06a,
author = {Michalis D. Galanis and
Grigoris Dimitroulakos and
Constantinos E. Goutis},
title = {Mapping {DSP} applications on processor systems with coarse-grain
reconfigurable hardware},
booktitle = {20th International Parallel and Distributed Processing Symposium {(IPDPS}
2006), Proceedings, 25-29 April 2006, Rhodes Island, Greece},
publisher = {{IEEE}},
year = {2006},
url = {https://doi.org/10.1109/IPDPS.2006.1639453},
doi = {10.1109/IPDPS.2006.1639453},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/ipps/GalanisDG06a.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iscas/DimitroulakosGG06,
author = {Grigoris Dimitroulakos and
Michalis D. Galanis and
Constantinos E. Goutis},
title = {Resource constrained modulo scheduling for coarse-grained reconfigurable
arrays},
booktitle = {International Symposium on Circuits and Systems {(ISCAS} 2006), 21-24
May 2006, Island of Kos, Greece},
publisher = {{IEEE}},
year = {2006},
url = {https://doi.org/10.1109/ISCAS.2006.1693231},
doi = {10.1109/ISCAS.2006.1693231},
timestamp = {Wed, 16 Oct 2019 14:14:49 +0200},
biburl = {https://dblp.org/rec/conf/iscas/DimitroulakosGG06.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iscas/GalanisDG06,
author = {Michalis D. Galanis and
Grigoris Dimitroulakos and
Constantinos E. Goutis},
title = {Mapping {DSP} applications on processor/coarse-grain reconfigurable
array architectures},
booktitle = {International Symposium on Circuits and Systems {(ISCAS} 2006), 21-24
May 2006, Island of Kos, Greece},
publisher = {{IEEE}},
year = {2006},
url = {https://doi.org/10.1109/ISCAS.2006.1693422},
doi = {10.1109/ISCAS.2006.1693422},
timestamp = {Fri, 26 May 2017 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/iscas/GalanisDG06.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/samos/GalanisDG06,
author = {Michalis D. Galanis and
Gregory Dimitroulakos and
Costas E. Goutis},
editor = {Georgi Gaydadjiev and
C. John Glossner and
Jarmo Takala and
Stamatis Vassiliadis},
title = {Performance Improvements in Microprocessor Systems Utilizing a Copressor
Data-Path},
booktitle = {Proceedings of 2006 International Conference on Embedded Computer
Systems: Architectures, Modeling and Simulation {(IC-SAMOS} 2006),
Samos, Greece, July 17-20, 2006},
pages = {85--92},
publisher = {{IEEE}},
year = {2006},
url = {https://doi.org/10.1109/ICSAMOS.2006.300813},
doi = {10.1109/ICSAMOS.2006.300813},
timestamp = {Thu, 25 May 2017 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/samos/GalanisDG06.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/integration/DimitroulakosGMG05,
author = {Grigoris Dimitroulakos and
Michalis D. Galanis and
Athanasios Milidonis and
Constantinos E. Goutis},
title = {A high-throughput, memory efficient architecture for computing the
tile-based 2D discrete wavelet transform for the {JPEG2000}},
journal = {Integr.},
volume = {39},
number = {1},
pages = {1--11},
year = {2005},
url = {https://doi.org/10.1016/j.vlsi.2004.11.002},
doi = {10.1016/J.VLSI.2004.11.002},
timestamp = {Thu, 20 Feb 2020 00:00:00 +0100},
biburl = {https://dblp.org/rec/journals/integration/DimitroulakosGMG05.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/asap/GalanisDG05,
author = {Michalis D. Galanis and
Grigoris Dimitroulakos and
Costas E. Goutis},
title = {Speedups from Partitioning Critical Software Parts to Coarse-Grain
Reconfigurable Hardware},
booktitle = {16th {IEEE} International Conference on Application-Specific Systems,
Architectures, and Processors {(ASAP} 2005), 23-25 July 2005, Samos,
Greece},
pages = {50--59},
publisher = {{IEEE} Computer Society},
year = {2005},
url = {https://doi.org/10.1109/ASAP.2005.60},
doi = {10.1109/ASAP.2005.60},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/asap/GalanisDG05.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/asap/DimitroulakosGG05,
author = {Grigoris Dimitroulakos and
Michalis D. Galanis and
Costas E. Goutis},
title = {Alleviating the Data Memory Bandwidth Bottleneck in Coarse-Grained
Reconfigurable Arrays},
booktitle = {16th {IEEE} International Conference on Application-Specific Systems,
Architectures, and Processors {(ASAP} 2005), 23-25 July 2005, Samos,
Greece},
pages = {161--168},
publisher = {{IEEE} Computer Society},
year = {2005},
url = {https://doi.org/10.1109/ASAP.2005.12},
doi = {10.1109/ASAP.2005.12},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/asap/DimitroulakosGG05.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fccm/GalanisDG05,
author = {Michalis D. Galanis and
Grigoris Dimitroulakos and
Costas E. Goutis},
title = {Accelerating Applications by Mapping Critical Kernels on Coarse-Grain
Reconfigurable Hardware in Hybrid Systems},
booktitle = {13th {IEEE} Symposium on Field-Programmable Custom Computing Machines
{(FCCM} 2005), 17-20 April 2005, Napa, CA, USA, Proceedings},
pages = {301--302},
publisher = {{IEEE} Computer Society},
year = {2005},
url = {https://doi.org/10.1109/FCCM.2005.15},
doi = {10.1109/FCCM.2005.15},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/fccm/GalanisDG05.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/fpl/DimitroulakosGG05,
author = {Grigoris Dimitroulakos and
Michalis D. Galanis and
Costas E. Goutis},
editor = {Tero Rissa and
Steven J. E. Wilton and
Philip Heng Wai Leong},
title = {Performance Improvements using Coarse-Grain Reconfigurable Logic in
Embedded SoCs},
booktitle = {Proceedings of the 2005 International Conference on Field Programmable
Logic and Applications (FPL), Tampere, Finland, August 24-26, 2005},
pages = {630--635},
publisher = {{IEEE}},
year = {2005},
url = {https://doi.org/10.1109/FPL.2005.1515801},
doi = {10.1109/FPL.2005.1515801},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/fpl/DimitroulakosGG05.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/icecsys/GalanisDG05,
author = {Michalis D. Galanis and
Grigoris Dimitroulakos and
Costas E. Goutis},
title = {Partitioning {DSP} applications to different granularity reconfigurable
hardware},
booktitle = {12th {IEEE} International Conference on Electronics, Circuits, and
Systems, {ICECS} 2005, Gammarth, Tunisia, December 11-14, 2005},
pages = {1--4},
publisher = {{IEEE}},
year = {2005},
url = {https://doi.org/10.1109/ICECS.2005.4633381},
doi = {10.1109/ICECS.2005.4633381},
timestamp = {Wed, 16 Oct 2019 14:14:55 +0200},
biburl = {https://dblp.org/rec/conf/icecsys/GalanisDG05.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/ipps/DimitroulakosGG05,
author = {Grigoris Dimitroulakos and
Michalis D. Galanis and
Costas E. Goutis},
title = {A Compiler Method for Memory-Conscious Mapping of Applications on
Coarse-Grained Reconfigurable Architectures},
booktitle = {19th International Parallel and Distributed Processing Symposium {(IPDPS}
2005), {CD-ROM} / Abstracts Proceedings, 4-8 April 2005, Denver, CO,
{USA}},
publisher = {{IEEE} Computer Society},
year = {2005},
url = {https://doi.org/10.1109/IPDPS.2005.8},
doi = {10.1109/IPDPS.2005.8},
timestamp = {Fri, 24 Mar 2023 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/ipps/DimitroulakosGG05.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iscas/DimitroulakosGGM05,
author = {Grigoris Dimitroulakos and
Michalis D. Galanis and
Costas E. Goutis and
Athanasios Milidonis},
title = {A high-throughput and memory efficient 2D discrete wavelet transform
hardware architecture for {JPEG2000} standard},
booktitle = {International Symposium on Circuits and Systems {(ISCAS} 2005), 23-26
May 2005, Kobe, Japan},
pages = {472--475},
publisher = {{IEEE}},
year = {2005},
url = {https://doi.org/10.1109/ISCAS.2005.1464627},
doi = {10.1109/ISCAS.2005.1464627},
timestamp = {Wed, 16 Oct 2019 14:14:49 +0200},
biburl = {https://dblp.org/rec/conf/iscas/DimitroulakosGGM05.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/iscas/GalanisDG05,
author = {Michalis D. Galanis and
Gregory Dimitroulakos and
Constantinos E. Goutis},
title = {An automated methodology for memory-conscious mapping of {DSP} applications
on coarse-grain reconfigurable arrays},
booktitle = {International Symposium on Circuits and Systems {(ISCAS} 2005), 23-26
May 2005, Kobe, Japan},
pages = {3519--3522},
publisher = {{IEEE}},
year = {2005},
url = {https://doi.org/10.1109/ISCAS.2005.1465388},
doi = {10.1109/ISCAS.2005.1465388},
timestamp = {Fri, 26 May 2017 01:00:00 +0200},
biburl = {https://dblp.org/rec/conf/iscas/GalanisDG05.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/patmos/GalanisDG05,
author = {Michalis D. Galanis and
Grigoris Dimitroulakos and
Costas E. Goutis},
editor = {Vassilis Paliouras and
Johan Vounckx and
Diederik Verkest},
title = {Performance Gains from Partitioning Embedded Applications in Processor-FPGA
SoCs},
booktitle = {Integrated Circuit and System Design, Power and Timing Modeling, Optimization
and Simulation, 15th International Workshop, {PATMOS} 2005, Leuven,
Belgium, September 21-23, 2005, Proceedings},
series = {Lecture Notes in Computer Science},
volume = {3728},
pages = {247--256},
publisher = {Springer},
year = {2005},
url = {https://doi.org/10.1007/11556930\_26},
doi = {10.1007/11556930\_26},
timestamp = {Tue, 14 May 2019 10:00:54 +0200},
biburl = {https://dblp.org/rec/conf/patmos/GalanisDG05.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@article{DBLP:journals/dafes/MilidonisDGKTGC04,
author = {Athanasios Milidonis and
Gregory Dimitroulakos and
Michalis D. Galanis and
Athanasios P. Kakarountas and
George Theodoridis and
Constantinos E. Goutis and
Francky Catthoor},
title = {A Framework for Data Partitioning for {C++} Data-Intensive Applications},
journal = {Des. Autom. Embed. Syst.},
volume = {9},
number = {2},
pages = {101--121},
year = {2004},
url = {https://doi.org/10.1007/s10617-005-1185-5},
doi = {10.1007/S10617-005-1185-5},
timestamp = {Fri, 02 Oct 2020 01:00:00 +0200},
biburl = {https://dblp.org/rec/journals/dafes/MilidonisDGKTGC04.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/scopes/MilidonisDGTGC04,
author = {Athanasios Milidonis and
Grigoris Dimitroulakos and
Michalis D. Galanis and
George Theodoridis and
Constantinos E. Goutis and
Francky Catthoor},
editor = {Henk Schepers},
title = {An Automated {C++} Code and Data Partitioning Framework for Data Management
of Data-Intensive Applications},
booktitle = {Software and Compilers for Embedded Systems, 8th International Workshop,
{SCOPES} 2004, Amsterdam, The Netherlands, September 2-3, 2004, Proceedings},
series = {Lecture Notes in Computer Science},
volume = {3199},
pages = {122--136},
publisher = {Springer},
year = {2004},
url = {https://doi.org/10.1007/978-3-540-30113-4\_10},
doi = {10.1007/978-3-540-30113-4\_10},
timestamp = {Tue, 14 May 2019 10:00:53 +0200},
biburl = {https://dblp.org/rec/conf/scopes/MilidonisDGTGC04.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/icecsys/DimitroulakosMGTGC03,
author = {Gregory Dimitroulakos and
Athanasios Milidonis and
Michalis D. Galanis and
George Theodoridis and
Costas E. Goutis and
Francky Catthoor},
title = {Power aware data type refinement on the {HIPERLAN/2}},
booktitle = {Proceedings of the 2003 10th {IEEE} International Conference on Electronics,
Circuits and Systems, {ICECS} 2003, Sharjah, United Arab Emirates,
December 14-17, 2003},
pages = {216--219},
publisher = {{IEEE}},
year = {2003},
url = {https://doi.org/10.1109/ICECS.2003.1302015},
doi = {10.1109/ICECS.2003.1302015},
timestamp = {Wed, 16 Oct 2019 14:14:55 +0200},
biburl = {https://dblp.org/rec/conf/icecsys/DimitroulakosMGTGC03.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/icecsys/SklavosDK03,
author = {Nicolas Sklavos and
Gregory Dimitroulakos and
Odysseas G. Koufopavlou},
title = {An ultra high speed architecture for {VLSI} implementation of hash
functions},
booktitle = {Proceedings of the 2003 10th {IEEE} International Conference on Electronics,
Circuits and Systems, {ICECS} 2003, Sharjah, United Arab Emirates,
December 14-17, 2003},
pages = {990--993},
publisher = {{IEEE}},
year = {2003},
url = {https://doi.org/10.1109/ICECS.2003.1301675},
doi = {10.1109/ICECS.2003.1301675},
timestamp = {Fri, 15 Jan 2021 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/icecsys/SklavosDK03.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
@inproceedings{DBLP:conf/icdsp/DimitroulakosZ002,
author = {Grigoris Dimitroulakos and
Nikolaos D. Zervas and
Nicolas Sklavos and
Costas E. Goutis},
title = {An efficient {VLSI} implementation for forward and inverse wavelet
transform for {JPEG2000}},
booktitle = {14th International Conference on Digital Signal Processing, {DSP}
2002, Santorini, Greece, July 1-3, 2002},
pages = {233--236},
publisher = {{IEEE}},
year = {2002},
url = {https://doi.org/10.1109/ICDSP.2002.1027877},
doi = {10.1109/ICDSP.2002.1027877},
timestamp = {Fri, 19 Feb 2021 00:00:00 +0100},
biburl = {https://dblp.org/rec/conf/icdsp/DimitroulakosZ002.bib},
bibsource = {dblp computer science bibliography, https://dblp.org}
}
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
last updated on 2024-06-19 21:50 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
