Volume 28,
Number 1,
February 2004
- Paula Doyle, Donal Heffernan, D. Duma:
A time-triggered transducer network based on an enhanced IEEE 1451 model.
1-12
- Zoran A. Salcic, Partha S. Roop, Morteza Biglari-Abhari, Abbas Bigdeli:
REFLIX: a processor core with native support for control-dominated embedded applications.
13-25
- Tomer Karin, Shlomo Weiss:
Programming Windows NT device drivers to operate non-interrupting embedded devices.
27-35
- K. Banerjee, B. Dam, K. Majumdar, R. Banerjee, D. Patranabis:
A carrier peak synchronous direct digital demodulation technique and its FPGA implementation.
37-46
Volume 28,
Number 2,
March 2004
Volume 28,
Number 3,
April 2004
Volume 28,
Number 4,
May 2004
- Chao-Chin Wu:
Embedding a superscalar processor onto a chip multiprocessor.
147-156
- Javier Gaspar, Suei Feng Chen, Alejandro Gordillo, Mateo Hepp, Pablo Ferreyra, Carlos A. Marqués:
Digital lock in amplifier: study, design and development with a digital signal processor.
157-162
- Ola Redell, Jad El-khoury, Martin Törngren:
The AIDA toolset for design and implementation analysis of distributed real-time control systems.
163-182
- Alessandro Cilardo, Antonino Mazzeo, Luigi Romano, Giacinto Paolo Saggese:
Exploring the design-space for FPGA-based implementation of RSA.
183-191
Volume 28,
Numbers 5-6,
August 2004
Special Issue on FPGAs:
Applications and Designs
- Miguel A. Vega-Rodríguez, Juan Manuel Sánchez-Pérez, Juan Antonio Gómez Pulido:
Guest editors' introduction - Special issue on FPGAs: applications and designs.
193-195
- Valery Sklyarov:
FPGA-based implementation of recursive algorithms.
197-211
- Tom Van Court, Martin C. Herbordt, Richard J. Barton:
Case study of a functional genomics application for an FPGA-based coprocessor.
213-222
- Aristides Nikologiannis, Ioannis Papaefstathiou, George Kornaros, Christopher Kachris:
An FPGA-based queue management system for high speed networking devices.
223-236
- Paul Berube, Mike H. MacGregor, José Nelson Amaral:
FPGA implementation and experimental evaluation of a multizone network cache.
237-252
- Alan Daly, William P. Marnane, Tim Kerins, Emanuel M. Popovici:
An FPGA implementation of a GF(p) ALU for encryption processors.
253-260
- F. A. Karnapi, W. S. Gan, Y. K. Chong:
FPGA implementation of parametric loudspeaker system.
261-272
- Leonardo Maria Reyneri:
A Simulink-based hybrid codesign tool for rapid prototyping of FPGA's in signal processing systems.
273-289
- Javier Resano, Diederik Verkest, Daniel Mozos, Serge Vernalde, Francky Catthoor:
A hybrid design-time/run-time scheduling flow to minimise the reconfiguration overhead of FPGAs.
291-301
- José Albaladejo, David de Andrés, Lenin Lemus, Joaquim Salvi:
Codesign methodology for computer vision applications.
303-316
- Alireza Ejlali, Seyed Ghassem Miremadi:
FPGA-based fault injection into switch-level models.
317-327
- Francisco Rodríguez-Henríquez, Nazar A. Saqib, Arturo Díaz-Pérez:
A fast parallel implementation of elliptic curve point multiplication over GF(2m).
329-339
- Young-Su Kwon, Chong-Min Kyung:
Scheduling driven circuit partitioning algorithm for multiple FPGAs using time-multiplexed, off-chip, multi-casting interconnection architecture.
341-350
Volume 28,
Number 7,
September 2004
Volume 28,
Number 8,
October 2004
Resource Management in Wireless and Adhoc mobile networks
- Jayasree Dattagupta, Nabanita Das:
Editorial.
401-402
- Jagoba Arias, Aitzol Zuloaga, Jesús Lázaro, Jon Andreu, Armando Astarloa:
Malguki: an RSSI based ad hoc location algorithm.
403-409
- Swarup Mandal, Debashis Saha, Ambuj Mahanti:
A real-time heuristic search technique for fixed channel allocation (FCA) in mobile cellular communications.
411-416
- Sajal K. Das, Osman Koyuncu:
Dynamic multi-channel assignment using network flows in wireless data networks.
417-426
- Subhankar Dhar, Michael Q. Rieck, Sukesh Pai, Eun Jik Kim:
Distributed routing schemes for ad hoc networks using d-SPR sets.
427-437
- Vasu Jolly, Naoto Kimura, Shahram Latifi, Pradip K. Srimani:
Loop detection in MPLS for wireless sensor networks.
439-445
- Lalit M. Patnaik, S. Hasan Raza Naqvi:
A review of medium access protocols for mobile ad hoc networks with transmission power control.
447-455
- Yu-Chee Tseng, Ten-Yueng Hsieh:
An architecture for power-saving communications in a wireless mobile ad hoc network based on location information.
457-465
- Wei Ding, S. Sitharama Iyengar, Rajgopal Kannan, William Rummler:
Energy equivalence routing in wireless sensor networks.
467-475
Volume 28,
Number 9,
November 2004
- Sarp Oral, Alan D. George:
Multicast performance modeling and evaluation for high-speed unidirectional torus networks.
477-489
- M. J. Er, Tien Peng Tan, Sin Yee Loh:
Control of a mobile robot using generalized dynamic fuzzy neural networks.
491-498
- Ali Elkateeb, Paul Richardson, Adnan Shaout, Afzal Hussain, Mohammed Elbeshti:
Scalable ATM network interface design using parallel RISC processors architecture.
499-507
- Ricardo José Colom-Palero, Rafael Gadea Gironés, Francisco Ballester, Marcos Martínez Peiró:
Flexible architecture for the implementation of the two-dimensional discrete wavelet transform (2D-DWT) oriented to FPGA devices.
509-518
Volume 28,
Number 10,
December 2004
Secure Computing Platforms
- Aman Garg, A. L. Narasimha Reddy:
Mitigation of DoS attacks through QoS regulation.
521-530
- Y. C. Jiang, Z. Y. Xia, Y. P. Zhong, S. Y. Zhang:
Defend mobile agent against malicious hosts in migration itineraries.
531-546
- Yingfei Dong, Changho Choi, Zhi-Li Zhang:
A security framework for protecting traffic between collaborative domains.
547-559
- Ioannis Papaefstathiou, Vassilis Papaefstathiou, C. Sotiriou:
Design-space exploration of the most widely used cryptography algorithms.
561-571
- Darshan Sonecha, Bo Yang, Ramesh Karri, David A. McGrew:
High speed architectures for Leviathan: a binary tree based stream cipher.
573-584
- Peifeng Ni, Zhiyuan Li:
Energy cost analysis of IPSec on handheld devices.
585-594
Last update Tue Feb 14 04:21:16 2012
CET by the DBLP Team — 
Data released under the ODC-BY 1.0 license — See also our legal information page
