Journal of Systems Architecture - Embedded Systems Design, Volume 54

Volume 54, Numbers 1-2, January-February 2008

• Euiseong Seo, Seon-Yeong Park, Jinsoo Kim, Joonwon Lee:
  TSB: A DVS algorithm with quick response for general purpose operating systems. 1-14
  
• Amjad Gawanmeh, Sofiène Tahar, Kirsten Winter:
  Formal verification of ASMs using MDGs. 15-34
  
• Panagiotis D. Michailidis, Konstantinos G. Margaritis:
  Processor array architectures for flexible approximate string matching. 35-54
  
• Ye Tian, Di Wu, Kam-Wing Ng:
  A novel caching mechanism for peer-to-peer based media-on-demand streaming. 55-69
  
• Yuhui Deng:
  RISC: A resilient interconnection network for scalable cluster storage systems. 70-80
  
• Krisztina Lója, Paolo Giaccone:
  Nash equilibria in bandwidth allocation for non-cooperative peer-to-peer networks. 81-96
  
• Farshad Safaei, Ahmad Khonsari, Mahmood Fathy, Mohamed Ould-Khaoua:
  Pipelined circuit switching: Analysis for the torus with non-uniform traffic. 97-110
  
• Keqin Li:
  Optimal load distribution in nondedicated heterogeneous cluster and grid computing environments. 111-123
  
• Sander Stuijk, Twan Basten:
  Analyzing concurrency in streaming applications. 124-144
  
• Margarita Amor, Montserrat Bóo:
  A new architecture for efficient hybrid representation of terrains. 145-160
  
• Cheong-Ghil Kim, Jung-Wook Park, Jung-Hoon Lee, Shin-Dug Kim:
  A small data cache for multimedia-oriented embedded systems. 161-176
  
• Vladimir Ciric, Ivan Milentijevic:
  Configurable folded array for FIR filtering. 177-196
  
• Elizabeth Suet Hing Tse, Yaakov Kogan:
  Architectural designs for a scalable reconfigurable IP router. 197-223
  
• Márcio Oyamada, Felipe Zschornack, Flávio Rech Wagner:
  Applying neural networks to performance estimation of embedded software. 224-240
  
• Hamid Hashemi-Najafabadi, Hamid Sarbazi-Azad:
  Combinatorial performance modelling of toroidal cubes. 241-252
  
• N. Sudha, A. R. Mohan:
  Design of a hardware accelerator for path planning on the Euclidean distance transform. 253-264
  
• Martin Schoeberl:
  A Java processor architecture for embedded real-time systems. 265-286
  
• Konstantinos Antonis, Nikos S. Voros:
  System level design of telecom systems using formal model refinement: Applying the B method/language in practice. 287-304
  
• Ye Tian, Di Wu, Guangzhong Sun, Kam-Wing Ng:
  Improving stability for peer-to-peer multicast overlays by active measurements. 305-323
  
• Shanq-Jang Ruan, Shang-Fang Tsai:
  DS²IS: Dictionary-based segmented inversion scheme for low power dynamic bus design. 324-334
  
• Dae Hyun Cho, Ki Yong Lee, Seunglak Choi, Yon Dohn Chung, Myoung-Ho Kim, Yoon-Joon Lee:
  A request distribution method for clustered VOD servers considering buffer sharing effects. 335-346
  

Volume 54, Numbers 3-4, March - April 2008

• Venkatesan Muthukumar, Lech Józwiak:
  Editorial. 347-348
  
• Lech Józwiak, Sien-An Ong:
  Quality-driven model-based architecture synthesis for real-time embedded SoCs. 349-368
  
• Akash Kumar, Bart Mesman, Bart D. Theelen, Henk Corporaal, Yajun Ha:
  Analyzing composability of applications on MPSoC platforms. 369-383
  
• Christian Neeb, Norbert Wehn:
  Designing efficient irregular networks for heterogeneous systems-on-chip. 384-396
  
• Calin Ciordas, Andreas Hansson, Kees Goossens, Twan Basten:
  A monitoring-aware network-on-chip design flow. 397-410
  
• Sander Stuijk, Twan Basten, Marc Geilen, Amir Hossein Ghamarian, Bart D. Theelen:
  Resource-efficient routing and scheduling of time-constrained streaming communication on networks-on-chip. 411-426
  
• Rickard Holsmark, Maurizio Palesi, Shashi Kumar:
  Deadlock free routing algorithms for irregular mesh topology NoC systems with rectangular regions. 427-440
  
• Partha Pratim Pande, Amlan Ganguly, Haibo Zhu, Cristian Grecu:
  Energy reduction through crosstalk avoidance coding in networks on chip. 441-451
  
• Pavel Kubalík, Hana Kubatova:
  Dependable design technique for system-on-chip. 452-464
  
• Jaan Raik, Raimund Ubar, Taavi Viilukas, Maksim Jenihhin:
  Mixed hierarchical-functional fault models for targeting sequential cores. 465-477
  

Volume 54, Number 5, May 2008

• Michalis D. Galanis, Costas E. Goutis:
  Speedups from extending embedded processors with a high-performance coarse-grained reconfigurable data-path. 479-490
  
• Lambros Sarakis, Nikos K. Moshopoulos, Dimitrios Loukatos, Kostas Marinis, Panagiotis Stathopoulos, Nikolas Mitrou:
  A versatile timing unit for traffic shaping, policing and charging in packet-switched networks. 491-506
  
• Ehsan Atoofian, Amirali Baniasadi:
  Using supplier locality in power-aware interconnects and caches in chip multiprocessors. 507-518
  
• Pranay Chaudhuri, Jeffrey Elcock:
  Task scheduling in multiprocessing systems using duplication. 519-529
  
• Bassel R. Arafeh, Khaled Day, Abderezak Touzene:
  A multilevel partitioning approach for efficient tasks allocation in heterogeneous distributed systems. 530-548
  

Volume 54, Number 6, June 2008

• Paul Grünbacher, Ivica Crnkovic, Paul Müller:
  Editorial. 549-550
  
• Gernot Schmoelzer, Egon Teiniker, Christian Kreiner:
  Model-typed component interfaces. 551-561
  
• Juraj Polakovic, Jean-Bernard Stefani:
  Architecting reconfigurable component-based operating systems. 562-575
  
• Sebastian Barney, Aybüke Aurum, Claes Wohlin:
  A product management challenge: Creating software product value through requirements selection. 576-593
  
• Bernd Reuther, Dirk Henrici:
  A model for service-oriented communication systems. 594-606
  
• Andrew MacQuire, Andrew Brampton, Idris A. Rai, Nicholas J. P. Race, Laurent Mathy:
  Authentication in stealth distributed hash tables. 607-618
  

Volume 54, Number 7, July 2008

• Roberto Baldoni, Jean-Michel Hélary, Sara Tucci Piergiovanni:
  A methodology to design arbitrary failure detectors for distributed protocols. 619-637
  
• Md. Haidar Sharif, Achim Basermann, Christian Seidel, Axel Hunger:
  High-performance computing of I for a vector of inputs x. 638-650
  
• Bin Cheng, Xiuzheng Liu, Zheng Zhang, Hai Jin, Lex Stein, Xiaofei Liao:
  Evaluation and optimization of a peer-to-peer video-on-demand system. 651-663
  
• Antonio Robles-Gómez, Aurelio Bermúdez, Rafael Casado, Francisco J. Quiles, Tor Skeie, José Duato:
  A proposal for managing ASI fabrics. 664-678
  
• Joshua R. Dick, Kenneth B. Kent, Joseph C. Libby:
  A quantitative analysis of the .NET common language runtime. 679-696
  
• Michael Kirkedal Thomsen, Robert Glück:
  Optimized reversible binary-coded decimal adders. 697-706
  
• Isidoros Sideris, Kiamal Z. Pekmestzi, George Economakos:
  A predecoding technique for ILP exploitation in Java processors. 707-728
  

Volume 54, Number 8, August 2008

• Yadunandana Yellambalase, Minsu Choi:
  Cost-driven repair optimization of reconfigurable nanowire crossbar systems with clustered defects. 729-741
  
• Mustafa Gök:
  Enhanced-functionality multipliers. 742-756
  
• Khaled Day, Bassel R. Arafeh, Abderezak Touzene:
  A unified fault-tolerant routing scheme for a class of cluster networks. 757-768
  
• Muhammad Imran Anwar, Seppo Virtanen, Jouni Isoaho:
  A software defined approach for common baseband processing. 769-786
  
• Yuhui Deng, Frank Wang:
  Exploring the performance impact of stripe size on network attached storage systems. 787-796
  
• Subhasis Banerjee, G. Surendra, S. K. Nandy:
  On the effectiveness of phase based regression models to trade power and performance using dynamic processor adaptation. 797-815
  
• Lu Peng, Jih-Kwon Peir, Tribuvan K. Prakash, Carl Staelin, Yen-Kuang Chen, David M. Koppelman:
  Memory hierarchy performance measurement of commercial dual-core desktop processors. 816-828
  
• Antonio Jimeno, Higinio Mora Mora, José Luis Sánchez, Francisco A. Pujol:
  A BCD-based architecture for fast coordinate rotation. 829-840
  

Volume 54, Number 9, September 2008

• Pasqua D'Ambra, Gennaro Della Vecchia, Mario Rosario Guarracino:
  Parallel, distributed and network-based processing. 841-842
  
• Ferdinando Campanile, Luigi Coppolino, Salvatore Giordano, Luigi Romano:
  A business process monitor for a mobile phone recharging system. 843-848
  
• Dieter Hildebrandt, Wilhelm Hasselbring:
  Simulation-based development of Peer-to-Peer systems with the RealPeer methodology and framework. 849-860
  
• Peter Sobe:
  Failure-tolerant distributed storage with compressed (1 out-of N. 861-867
  
• Marco Aldinucci, Marco Danelutto:
  Securing skeletal systems with limited performance penalty: The muskel. 868-876
  
• Antonio Coronato, Giuseppe De Pietro, Luigi Gallo:
  An agent based platform for task distribution in virtual environments. 877-882
  
• Giancarlo Tretola, Eugenio Zimeo:
  Activity pre-scheduling for run-time optimization of grid workflows. 883-892
  

Volume 54, Number 10, October 2008

• Chang Hoon Kim, Soonhak Kwon, Chun Pyo Hong:
  FPGA implementation of high performance elliptic curve cryptographic processor over GF. 893-900
  
• Kenya Sato, Takahiro Koita, Scott McCormick:
  Design and implementation of a vehicle interface protocol using an IEEE 1394 network. 901-910
  
• M. Akkal, Pepe Siy:
  Optimum RNS sign detection algorithm using MRC-II with special moduli set. 911-918
  
• M. G. Darwish, A. A. Radwan, M. A. Abd El-Baky, K. Hamed:
  TTPM - An efficient deadlock-free algorithm for multicast communication in 2D torus networks. 919-928
  
• Amir Sabbagh Molahosseini, Keivan Navi, Omid Hashemipour, Ali Jalali:
  An efficient architecture for designing reverse converters based on a general three-moduli set. 929-934
  
• Tae-Sun Chung, Myungho Lee, Yeonseung Ryu, Kangsun Lee:
  PORCE: An efficient power off recovery scheme for flash memory. 935-943
  
• Yuhong Feng, Wentong Cai:
  Execution coordination in mobile agent-based distributed job workflow execution. 944-956
  
• S. Samavi, A. Sadrabadi, A. Fanian:
  Modular array structure for non-restoring square root circuit. 957-966
  
• M. Hoseiny Farahabady, Navid Imani, Hamid Sarbazi-Azad:
  Some topological and combinatorial properties of WK-recursive mesh and WK-pyramid interconnection networks. 967-976
  
• Mozammel H. A. Khan:
  Synthesis of quaternary reversible/quantum comparators. 977-982
  
• W. Kurdthongmee:
  A novel hardware-oriented Kohonen SOM image compression algorithm and its FPGA implementation. 983-994
  
• Sreejith K. Menon, Priti Shankar:
  COMPASS - A tool for evaluation of compression strategies for embedded processors. 995-1003
  
• Yi Wang, Douglas L. Maskell, Jussipekka Leiwo:
  A unified architecture for a public key cryptographic coprocessor. 1004-1016
  

Volume 54, Number 11, November 2008

• Mladen Berekovic, Andy D. Pimentel, Timo D. Hämäläinen:
  Editorial. 1017-1018
  
• Holger Blume, Jörg von Livonius, Lisa Rotenberg, Tobias G. Noll, Harald Bothe, Jörg Brakensiek:
  OpenMP-based parallelization on an MPCore multiprocessor platform - A performance and power analysis. 1019-1029
  
• Lazaros Papadopoulos, Christos Baloukas, Dimitrios Soudris:
  Exploration methodology of dynamic data structures in multimedia and network applications for embedded platforms. 1030-1038
  
• Hartwig Jeschke:
  Efficiency measures for SOC concepts. 1039-1045
  
• Christian Pilato, Antonino Tumeo, Gianluca Palermo, Fabrizio Ferrandi, Pier Luca Lanzi, Donatella Sciuto:
  Improving evolutionary exploration to area-time optimization of FPGA designs. 1046-1057
  
• Pekka Jääskeläinen, Vladimír Guzma, Viljami Korhonen:
  Resource conflict detection in simulation of function unit pipelines. 1058-1064
  
• Sascha Mühlbach, Sebastian Wallner:
  Secure communication in microcomputer bus systems for embedded devices. 1065-1076
  

Volume 54, Number 12, December 2008

• Hao Li, Jian Huang, Philip H. Sweany, Dijiang Huang:
  FPGA implementations of elliptic curve cryptography and Tate pairing over a binary field. 1077-1088
  
• Fayez Mohamood, Mrinmoy Ghosh, Hsien-Hsin S. Lee:
  DLL-conscious instruction fetch optimization for SMT processors. 1089-1100
  
• Won Woo Ro, Jean-Luc Gaudiot:
  A low-complexity microprocessor design with speculative pre-execution. 1101-1112
  
• Mozammel H. A. Khan:
  A recursive method for synthesizing quantum/reversible quaternary parallel adder/subtractor with look-ahead carry. 1113-1121
  
• Thomas Poonnen, Adly T. Fam:
  An area-efficient VLSI implementation for programmable FIR filters based on a parameterized divide and conquer approach. 1122-1128
  
• Ahmet Akkas:
  Dual-mode floating-point adder architectures. 1129-1142
  
• Claudio Brunelli, Fabio Campi, Claudio Mucci, Davide Rossi, Tapani Ahonen, Juha Kylliäinen, Fabio Garzia, Jari Nurmi:
  Design space exploration of an open-source, IP-reusable, scalable floating-point engine for embedded applications. 1143-1154
  
• Juan L. Aragón, Alexander V. Veidenbaum:
  Optimizing CAM-based instruction cache designs for low-power embedded systems. 1155-1163
  
• Dong Xiang, Yueli Zhang, Jia-Guang Sun:
  Unicast-based fault-tolerant multicasting in wormhole-routed hypercubes. 1164-1178
  

Last update Wed Feb 15 05:38:49 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page