Volume 5, Number 1, January 2009

• 
  Sandeep K. Shukla: Guest editorial: IEEE/ACM symposium on nanoscale architectures (NANOARCH07).
• 
  Shuo Wang, Lei Wang, Faquir Jain: Towards achieving reliable and high-performance nanocomputing via dynamic redundancy allocation.
• 
  Z. F. Wang, Huaixiu Zheng, Q. W. Shi, Jie Chen: Emerging nanodevice paradigm: Graphene-based electronics for nanoscale computing.
• 
  Baris Taskin, Andy Chiu, Jonathan Salkind, Daniel Venutolo: A shift-register-based QCA memory architecture.
• 
  Dennis Huo, Qiaoyan Yu, David Wolpert, Paul Ampadu: A simulator for ballistic nanostructures in a 2-D electron gas.

Volume 5, Number 2, July 2009

• 
  R. Iris Bahar: Introduction to special section: Best of NANOARCH 2008.
• 
  Prateek Mishra, Anish Muttreja, Niraj K. Jha: Low-power FinFET circuit synthesis using multiple supply and threshold voltages.
• 
  Michael Crocker, Xiaobo Sharon Hu, Michael T. Niemier: Defects and faults in QCA-based PLAs.
• 
  Xiaoxia Wu, Paul Falkenstern, Krishnendu Chakrabarty, Yuan Xie: Scan-chain design and optimization for three-dimensional integrated circuits.
• 
  Siddhartha Datta, Bharat Joshi, Arun Ravindran, Arindam Mukherjee: Efficient parallel testing and diagnosis of digital microfluidic biochips.
• 
  Mehdi Baradaran Tahoori: Low-overhead defect tolerance in crossbar nanoarchitectures.

Volume 5, Number 3, August 2009

• 
  Rajat Subhra Chakraborty, Swarup Bhunia: A study of asynchronous design methodology for robust CMOS-nano hybrid system design.
• 
  Wei Zhang, Niraj K. Jha, Li Shang: A hybrid Nano/CMOS dynamically reconfigurable system - Part II: Design optimization flow.
• 
  Muzaffer O. Simsir, Srihari Cadambi, Franjo Ivancic, Martin Rötteler, Niraj K. Jha: A hybrid nano-CMOS architecture for defect and fault tolerance.
• 
  Shuo Wang, Jianwei Dai, El-Sayed Hasaneen, Lei Wang, Faquir Jain: Utilizing quantum dot transistors with programmable threshold voltages for low-power mobile computing.

Volume 5, Number 4, November 2009

• 
  Wei Zhang, Niraj K. Jha, Li Shang: A hybrid nano/CMOS dynamically reconfigurable system - Part I: Architecture.
• 
  Wei Zhang, Niraj K. Jha, Li Shang: Design space exploration and data memory architecture design for a hybrid nano/CMOS dynamically reconfigurable architecture.
• 
  Weiguo Tang, Lei Wang, Fabrizio Lombardi: A defect/error-tolerant nanosystem architecture for DSP.
• 
  Timothy J. Dysart, Peter M. Kogge: Organizing wires for reliability in magnetic QCA.

last updated on Fri May 24 06:18:00 2013 by the dblp team
data released under the ODC-BY 1.0 license
see also our legal information page