Volume 50, Number 1, 2006

• 
  William J. Gallagher, Stuart S. P. Parkin: Preface. 3-
• 
  William J. Gallagher, Stuart S. P. Parkin: Development of the magnetic tunnel junction MRAM at IBM: From first junctions to a 16-Mb MRAM demonstrator chip. 5-24
• 
  Thomas M. Maffitt, John K. DeBrosse, J. A. Gabric, Earl T. Gow, Mark C. Lamorey, John S. Parenteau, Dennis R. Willmott, Mark A. Wood, William J. Gallagher: Design considerations for MRAM. 25-40
• 
  Michael C. Gaidis, Eugene J. O'Sullivan, Janusz Jozef Nowak, Yu Lu, Sivananda K. Kanakasabapathy, Philip Louis Trouilloud, Daniel Christopher Worledge, Solomon Assefa, Keith R. Milkove, George P. Wright, William J. Gallagher: Two-level BEOL processing for rapid iteration in MRAM development. 41-54
• 
  David William Abraham, Philip Louis Trouilloud, Daniel Christopher Worledge: Rapid-turnaround characterization methods for MRAM development. 55-68
• 
  Daniel Christopher Worledge: Single-domain model for toggle MRAM. 69-80
• 
  Jonathan Z. Sun: Spin angular momentum transfer in current-perpendicular nanomagnetic junctions. 81-100
• 
  Stuart A. Wolf, Almadena Yu. Chtchelkanova, Daryl M. Treger: Spintronics - A retrospective and perspective. 101-110
• 
  Xin Jiang, Roger Wang, Robert M. Shelby, Stuart S. P. Parkin: Highly efficient room-temperature tunnel spin injector using CoFe/MgO(001). 111-120
• 
  Igor Zutic, Jaroslav Fabian, Steven C. Erwin: Bipolar spintronics: Fundamentals and applications. 121-140
• 
  Bogdan Andrei Bernevig, Shou-Cheng Zhang: Toward dissipationless spin transport in semiconductors. 141-148
• 
  Ramesh C. Agarwal, Karan Gupta, Shaili Jain, Suchitra Amalapurapu: An approximation to the greedy algorithm for differential compression. 149-166

Volume 50, Number 2-3, 2006

• 
  Erik R. Altman, Sumedh W. Sathaye: Preface. 169-171
• 
  Tilak Agerwala, Manish Gupta: Systems research challenges: A scale-out perspective. 173-180
• 
  Winfried W. Wilcke, Robert B. Garner, Claudio Fleiner, Richard F. Freitas, Richard A. Golding, Joseph S. Glider, Deepak R. Kenchammana-Hosekote, James Lee Hafner, K. Moidin Mohiuddin, K. K. Rao, Ralph A. Becker-Szendy, Theodore M. Wong, Omer A. Zaki, Manuel Hernandez, Kenneth R. Fernandez, Harald Huels, Heinz Lenk, Klaus Smolin, Manfred Ries, Carsten Goettert, Thomas Picunko, Barry J. Rubin, Howard Kahn, Timothy Loo: IBM Intelligent Bricks project - Petabytes and beyond. 181-198
• 
  Claudio Fleiner, Robert B. Garner, James Lee Hafner, K. K. Rao, Deepak R. Kenchammana-Hosekote, Winfried W. Wilcke, Joseph S. Glider: Reliability of modular mesh-connected intelligent storage brick systems. 199-208
• 
  David F. Bacon, Xiaowei Shen: Braids and fibers: Language constructs with architectural support for adaptive responses to memory latencies. 209-222
• 
  Jack Dongarra, George Bosilca, Zizhong Chen, Victor Eijkhout, Graham E. Fagg, Erika Fuentes, Julien Langou, Piotr Luszczek, Jelena Pjesivac-Grbovic, Keith Seymour, Haihang You, Sathish S. Vadhiyar: Self-adapting numerical software (SANS) effort. 223-238
• 
  Calin Cascaval, Evelyn Duesterwald, Peter F. Sweeney, Robert W. Wisniewski: Performance and environment monitoring for continuous program optimization. 239-248
• 
  Gopi Kandaswamy, Liang Fang, Yi Huang, Satoshi Shirasuna, Suresh Marru, Dennis Gannon: Building web services for scientific grid applications. 249-260
• 
  Rithin Shetty, Mazen Kharbutli, Yan Solihin, Milos Prvulovic: HeapMon: A helper-thread approach to programmable, automatic, and low-overhead memory bug detection. 261-276
• 
  Wendy Belluomini, Damir Jamsek, Andrew K. Martin, Chandler McDowell, Robert K. Montoye, Hung C. Ngo, Jun Sawada: Limited switch dynamic logic circuits for high-speed low-power circuit design. 277-286
• 
  Lee Baugh, Craig B. Zilles: Decomposing the load-store queue by function for power reduction and scalability. 287-298
• 
  Allen C. Cheng, Gary S. Tyson: High-quality ISA synthesis for low-power cache designs in embedded microprocessors. 299-310
• 
  Nicholas P. Carter, Azmat Hussain: Modeling wire delay, area, power, and performance in a simulation infrastructure. 311-320
• 
  James L. Peterson, Patrick J. Bohrer, Liqun Chen, E. N. Elnozahy, Ahmed Gheith, Richard H. Jewell, Michael Kistler, T. R. Maeurer, Sean A. Malone, David B. Murrell, Neena Needel, Karthick Rajamani, Mark A. Rinaldi, Richard O. Simpson, Kartik Sudeep, Lixin Zhang: Application of full-system simulation in exploratory system design and development. 321-332
• 
  Erratum. 333-

Volume 50, Number 4-5, 2006

• 
  Wilfried Haensch, Mei-Kei Ieong: Preface. 337-338
• 
  Wilfried Haensch, Edward J. Nowak, Robert H. Dennard, Paul M. Solomon, Andres Bryant, Omer H. Dokumaci, Arvind Kumar, Xinlin Wang, Jeffrey B. Johnson, Massimo V. Fischetti: Silicon CMOS devices beyond scaling. 339-362
• 
  Dimitri A. Antoniadis, Ingvar Aberg, Cáit Ní Chléirigh, Osama M. Nayfeh, Ali Khaki-Firooz, Judy L. Hoyt: Continuous MOSFET performance increase with device scaling: The role of strain and channel material innovations. 363-376
• 
  Huiling Shang, Martin M. Frank, Evgeni P. Gusev, Jack O. Chu, Stephen W. Bedell, Kathryn W. Guarini, Mei-Kei Ieong: Germanium channel MOSFETs: Opportunities and challenges. 377-386
• 
  Evgeni P. Gusev, Vijay Narayanan, Martin M. Frank: Advanced high-k dielectric stacks with polySi and metal gates: Recent progress and current challenges. 387-410
• 
  Toshiro Hiramoto, Masumi Saitoh, Gen Tsutsui: Emerging nanoscale silicon devices taking advantage of nanostructure physics. 411-418
• 
  David J. Frank, Wilfried Haensch, Ghavam Shahidi, Omer H. Dokumaci: Optimizing CMOS technology for maximum performance. 419-432
• 
  Kerry Bernstein, David J. Frank, Anne E. Gattiker, Wilfried Haensch, Brian L. Ji, Sani R. Nassif, Edward J. Nowak, Dale J. Pearson, Norman J. Rohrer: High-performance CMOS variability in the 65-nm regime and beyond. 433-450
• 
  Mark B. Ketchen, Manjul Bhushan: Product-representative 'at speed' test structures for CMOS characterization. 451-468
• 
  Scott Hanson, Bo Zhai, Kerry Bernstein, David Blaauw, Andres Bryant, Leland Chang, Koushik K. Das, Wilfried Haensch, Edward J. Nowak, Dennis Sylvester: Ultralow-voltage, minimum-energy CMOS. 469-490
• 
  Anna W. Topol, Douglas C. La Tulipe Jr., Leathen Shi, David J. Frank, Kerry Bernstein, Steven E. Steen, Arvind Kumar, Gilbert U. Singco, Albert M. Young, Kathryn W. Guarini, Mei-Kei Ieong: Three-dimensional integrated circuits. 491-506
• 
  Peter A. Franaszek, Luis Alfonso Lastras-Montaño, Steven R. Kunkel, Aaron Sawdey: Victim management in a cache hierarchy. 507-523

Volume 50, Number 6, 2006

• 
  Steve Burbeck, Kirk E. Jordan: Preface. 527-528
• 
  Steve Burbeck, Kirk E. Jordan: An assessment of the role of computing in systems biology. 529-544
• 
  Barbara A. Eckman, Paul G. Brown: Graph data management for molecular and cell biology. 545-560
• 
  Anatoly A. Sorokin, Kirill Paliy, Alexey Selkov, Oleg V. Demin, Serge Dronov, Peter Ghazal, Igor Goryanin: The Pathway Editor: A tool for managing complex biological networks. 561-574
• 
  Raf M. Podowski, Brett Miller, Wyeth W. Wasserman: Visualization of complementary systems biology data with parallel heatmaps. 575-582
• 
  Jagir Hussan, Pieter P. deTombe, John Jeremy Rice: A spatially detailed myofilament model as a basis for large-scale biological simulations. 583-600
• 
  Shayn M. Peirce, Thomas C. Skalak, Jason A. Papin: Multiscale biosystems integration: Coupling intracellular network analysis with tissue-patterning simulations. 601-616
• 
  David P. Nickerson, Martyn P. Nash, Poul M. F. Nielsen, Nicolas Smith, Peter J. Hunter: Computational multiscale modeling in the IUPS Physiome Project: Modeling cardiac electromechanics. 617-630
• 
  Dustin T. Holloway, Mark A. Kon, Charles DeLisi: Machine learning methods for transcription data integration. 631-644
• 
  Birgit Schoeberl, Ulrik B. Nielsen, Ricardo Paxson: Model-based design approaches in drug discovery: A parallel to traditional engineering approaches. 645-651

last updated on Wed May 22 05:39:20 2013 by the dblp team
data released under the ODC-BY 1.0 license
see also our legal information page