Formal Methods in System Design, Volume 5

Volume 5, Number 1/2, July 1994

• Holger Busch:
  Rule-Based Induction. 7-33
  
• John Harrison:
  Constructing the Real Numbers in HOL. 35-59
  
• Catia M. Angelo, Luc J. M. Claesen, Hugo De Man:
  Modeling Multi-rate DSP Specification Semantics for Formal Transformational Design in HOL. 61-94
  
• Mark Aagaard, Miriam Leeser:
  A Methodology for Efficient Hardware Verification. 95-117
  
• Saraswati Kalvala:
  Annotations in Formal Specifications and Proofs. 119-144
  
• Klaus Schneider, Ramayya Kumar, Thomas Kropf:
  Accelerating Tableaux Proofs Using Compact Representations. 145-176
  

Volume 5, Number 3, December 1994

• Shuvra S. Bhattacharyya, Edward A. Lee:
  Looped Schedules for Dataflow Descriptions of Multirate Signal Processing Algorithms. 183-205
  
• David M. Goldschlag:
  Mechanically Verifying Safety and Liveness Properties of Delay Insensitive Circuits. 207-225
  
• Robert P. Kurshan, Michael Merritt, Ariel Orda, Sonia R. Sachs:
  A Structural Linearization Principle for Processes. 227-244
  
• Radhakrishna Nagalla, Graham R. Hellestrand:
  Signal Transition Graph Constraints for Synthesis of Hazard-Free Asynchronous Circuits with Unbounded-Gate Delays. 245-273
  

Last update Mon Feb 13 04:48:12 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page