Volume 3, Number 1, January 1998

• 
  Jean Paul Calvez, Olivier Pasquier: Performance Monitoring and Assessment of Embedded HW/SW Systems. 5-22
• 
  Tobias Blickle, Jürgen Teich, Lothar Thiele: System-Level Synthesis Using Evolutionary Algorithms. 23-58
• 
  Stan Y. Liao, Srinivas Devadas, Kurt Keutzer, Steven W. K. Tjiang, Albert Wang: Code Optimization Techniques in Embedded DSP Microprocessors. 59-73
• 
  Rainer Leupers, Peter Marwedel: Retargetable Code Generation Based on Structural Processor Description. 75-108

Volume 3, Numbers 2-3, June 1998

• 
  Vishwani D. Agrawal: Editorial. 115-116
• 
  Luis Sánchez Fernández, Gernot Koch, Natividad Martínez Madrid, María Luisa López Vallejo, Carlos Delgado Kloos, Wolfgang Rosenstiel: Hardware-Software Prototyping from LOTOS. 117-148
• 
  Stefano Cardelli, Massimiliano Chiodo, Paolo Giusto, Attila Jurecska, Luciano Lavagno, Claudio Sansoè, Alberto L. Sangiovanni-Vincentelli: Rapid-Prototyping of Embedded Systems via Reprogrammable Devices. 149-161
• 
  Yongjoo Kim, Kyuseok Kim, Youngsoo Shin, Taekyoon Ahn, Kiyoung Choi: An Integrated Cosimulation Environment for Heterogeneous Systems Prototyping. 163-186
• 
  Nikos Petrellis, Alexios N. Birbas, Michael K. Birbas, Evaggelinos P. Mariatos, George D. Papadopoulos: Simulating Hardware, Software and Electromechanical Parts Using Communicating Simulators. 187-198
• 
  Carlos A. Valderrama, François Naçabal, Pierre G. Paulin, Ahmed Amine Jerraya: Automatic VHDL-C Interface Generation for Distributed Cosimulation: Application to Large Design Examples. 199-217
• 
  Asim Smailagic, Daniel P. Siewiorek, Richard Martin, John Stivoric: Very Rapid Prototyping of Wearable Computers: A Case Study of VuMan 3 Custom versus Off-the-Shelf Design Methodologies. 219-232

Volume 3, Number 4, December 1998

• 
  Jens Voigt, Andreas Steil, Gerhard Fettweis: Modeling a Mobile Cellular Network Using a Discrete-Event Simulator. 239-253
• 
  Martin Vaupel, Uwe Lambrette, Herbert Dawid, Olaf J. Joeressen, Stefan Bitterlich, Heinrich Meyr, Focko Frieling, Karsten Müller, Götz Kluge: Design Methodology for a DVB Satellite Receiver ASIC. 255-290
• 
  W. Shields Neely, Vincent John Mooney III: System Level Design for System on a Chip. 291-309

last updated on Sat May 18 06:03:19 2013 by the dblp team
data released under the ODC-BY 1.0 license
see also our legal information page