dblp.uni-trier.dewww.dagstuhl.dewww.uni-trier.de

Alberto Palacios Pawlovsky pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2005
1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAlberto Palacios Pawlovsky: Using simulated annealing to generate input pairs to measure the maximum power dissipation in combinational CMOS circuits. IEICE Electronic Express 2(4): 115-120 (2005)

Last update Sun Jun 3 16:06:10 2012 CET by the DBLP TeamThis material is Open Data Data released under the ODC-BY 1.0 license — See also our legal information page