Daniel Ortega

	2009
18		Diego Lugones, Daniel Franco, Dolores Rexachs, Juan C. Moure, Emilio Luque, Eduardo Argollo, Ayose Falcón, Daniel Ortega, Paolo Faraboschi: High-speed network modeling for full system simulation. IISWC 2009: 24-33
17		Eduardo Argollo, Ayose Falcón, Paolo Faraboschi, Matteo Monchiero, Daniel Ortega: COTSon: infrastructure for full system simulation. Operating Systems Review 43(1): 52-61 (2009)
16		Matteo Monchiero, Jung Ho Ahn, Ayose Falcón, Daniel Ortega, Paolo Faraboschi: How to simulate 1000 cores. SIGARCH Computer Architecture News 37(2): 10-19 (2009)
	2008
15		Tor Skeie, Daniel Ortega, Jose Flich, Raimir Holanda: Topic 13: High-Performance Networks. Euro-Par 2008: 898
14		Ayose Falcón, Paolo Faraboschi, Daniel Ortega: An Adaptive Synchronization Technique for Parallel Simulation of Networked Clusters. ISPASS 2008: 22-31
	2007
13		Ayose Falcón, Paolo Faraboschi, Daniel Ortega: Combining Simulation and Virtualization through Dynamic Sampling. ISPASS 2007: 72-83
	2005
12		Sherif M. Yacoub, John Burns, Paolo Faraboschi, Daniel Ortega, José L. Abad Peiro, Vinay Saxena: Document digitization lifecycle for complex magazine collection. ACM Symposium on Document Engineering 2005: 197-206
11		Daniel Ortega, Salvador Revelo, José Mariano Fernández, Pedro Bañuelos: Output Voltage Effects in a 2x2 SMC Caused by Time Index Change. CONIELECOMP 2005: 100-105
	2004
10		Adrián Cristal, Daniel Ortega, Josep Llosa, Mateo Valero: Out-of-Order Commit Processors. HPCA 2004: 48-59
9		Rubén González, Adrián Cristal, Daniel Ortega, Alexander V. Veidenbaum, Mateo Valero: A Content Aware Integer Register File Organization. ISCA 2004: 314-324
8		Adrián Cristal, Josep Llosa, Mateo Valero, Daniel Ortega: Future ILP processors. IJHPCN 2(1): 1-10 (2004)
7		Daniel Ortega, Mateo Valero, Eduard Ayguadé: Dynamic Memory Instruction Bypassing. International Journal of Parallel Programming 32(3): 199-224 (2004)
	2003
6		Daniel Ortega, Eduard Ayguadé, Mateo Valero: Dynamic memory instruction bypassing. ICS 2003: 316-325
5		Adrián Cristal, Daniel Ortega, Josep Llosa, Mateo Valero: Kilo-instruction Processors. ISHPC 2003: 10-25
	2002
4		Daniel Ortega, Eduard Ayguadé, Jean-Loup Baer, Mateo Valero: Cost-Effective Compiler Directed Memory Prefetching and Bypassing. IEEE PACT 2002: 189-198
	2001
3		Daniel Ortega, Mateo Valero, Eduard Ayguadé: A novel renaming mechanism that boosts software prefetching. ICS 2001: 501-510
	1999
2		Daniel Ortega, Ivan Martel, Venkata Krishnan, Eduard Ayguadé, Mateo Valero: Quantifying the Benefits of SPECint Distant Parallelism in Simultaneous Multi-Threading Architectures. IEEE PACT 1999: 117-124
1		Ivan Martel, Daniel Ortega, Eduard Ayguadé, Mateo Valero: Increasing effective IPC by exploiting distant parallelism. International Conference on Supercomputing 1999: 348-355

Coauthor Index

1	Jung Ho Ahn	[16]
2	Eduardo Argollo	[17] [18]
3	Eduard Ayguadé	[1] [2] [3] [4] [6] [7]
4	Jean-Loup Baer	[4]
5	Pedro Bañuelos	[11]
6	John Burns	[12]
7	Adrián Cristal	[5] [8] [9] [10]
8	Ayose Falcón	[13] [14] [16] [17] [18]
9	Paolo Faraboschi	[12] [13] [14] [16] [17] [18]
10	José Mariano Fernández	[11]
11	Jose Flich (José Flich)	[15]
12	Daniel Franco	[18]
13	Rubén González	[9]
14	Raimir Holanda	[15]
15	Venkata Krishnan	[2]
16	Josep Llosa	[5] [8] [10]
17	Diego Lugones	[18]
18	Emilio Luque (Emilio Luque Fadon)	[18]
19	Ivan Martel	[1] [2]
20	Matteo Monchiero	[16] [17]
21	Juan C. Moure (Juan Carlos Moure)	[18]
22	José L. Abad Peiro	[12]
23	Salvador Revelo	[11]
24	Dolores Rexachs	[18]
25	Vinay Saxena	[12]
26	Tor Skeie	[15]
27	Mateo Valero	[1] [2] [3] [4] [5] [6] [7] [8] [9] [10]
28	Alexander V. Veidenbaum	[9]
29	Sherif M. Yacoub	[12]

Colors in the list of coauthors

Last update Mon Feb 13 22:11:03 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page