dblp.uni-trier.dewww.dagstuhl.dewww.uni-trier.de

Ashwini K. Nanda Coauthor index pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2007
31Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLH. Peter Hofstee, Ashwini K. Nanda, John J. Ritsko: Preface. IBM Journal of Research and Development 51(5): 501-502 (2007)
30Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAshwini K. Nanda, J. Randal Moulic, Robert E. Hanson, Gottfried Goldrian, Michael N. Day, Bruce D. D'Amora, Sreeni Kesavarapu: Cell/B.E. blades: Building blocks for scalable, real-time, interactive, and digital media servers. IBM Journal of Research and Development 51(5): 573-582 (2007)
29Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLYang Liu, Holger Jones, Sheila Vaidya, Michael Perrone, Borivoj Tydlitát, Ashwini K. Nanda: Speech recognition systems on the Cell Broadband Engine processor. IBM Journal of Research and Development 51(5): 583-592 (2007)
2006
28Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLBruce D'Amora, Ashwini K. Nanda, Karen A. Magerlein, Atman Binstock, Bernard Yee: High-performance server systems and the next generation of online games. IBM Systems Journal 45(1): 103-118 (2006)
2003
27Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLKimberly Keeton, Russell M. Clapp, Ashwini K. Nanda: Guest Editors' Introduction: Evaluating Servers with Commercial Workloads. IEEE Computer 36(2): 29-32 (2003)
2002
26no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMichel Dubois, Jaeheon Jeong, Ashwini K. Nanda: Shared cache architectures for decision support systems. Perform. Eval. 49(1/4): 283-298 (2002)
2001
25no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLYiming Hu, Ashwini K. Nanda, Qing Yang: Measurement, Analysis and Performance Improvement of the Apache Web Server. I. J. Comput. Appl. 8(4): (2001)
24Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAshwini K. Nanda, Anthony-Trung Nguyen, Maged M. Michael, Douglas J. Joseph: High-throughout coherence control and hardware messaging in Everest. IBM Journal of Research and Development 45(2): 229-244 (2001)
2000
23Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAshwini K. Nanda, Kwok-Ken Mak, Krishnan Sugavanam, Ramendra K. Sahoo, Vijayaraghavan Soundararajan, T. Basil Smith: MemorIES: A Programmable, Real-Time Hardware Emulation Tool for Multiprocessor Server Design. ASPLOS 2000: 37-48
22Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAshwini K. Nanda, Anthony-Trung Nguyen, Maged M. Michael, Douglas J. Joseph: High-Throughput Coherence Controllers. HPCA 2000: 145-155
21Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLRavi R. Iyer, Laxmi N. Bhuyan, Ashwini K. Nanda: Using Switch Directories to Speed Up Cache-to-Cache Transfers in CC-NUMA Multiprocessors. IPDPS 2000: 721-728
1999
20Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMaged M. Michael, Ashwini K. Nanda: Design and Performance of Directory Caches for Scalable Shared Memory Multiprocessors. HPCA 1999: 142-151
19Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLRussell M. Clapp, Ashwini K. Nanda, Josep Torrellas: Second Workshop on Computer Architecture Evaluation Using Commercial Workloads. HPCA 1999: 322
18Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLYiming Hu, Ashwini K. Nanda, Qing Yang: Measurement, analysis and performance improvement of the Apache Web server. IPCCC 1999: 261-267
17Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMaged M. Michael, Ashwini K. Nanda, Beng-Hong Lim: Coherence Controller Architectures for Scalable Shared-Memory Multiprocessors. IEEE Trans. Computers 48(2): 245-255 (1999)
1998
16Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAshwini K. Nanda, Yiming Hu, Moriyoshi Ohara, Caroline Benveniste, Mark Giampapa, Maged M. Michael: The Design of COMPASS: An Execution Driven Simulator for Commercial Applications Running on Shared Memory Multiprocessors. IPPS/SPDP 1998: 503-509
15Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLUming Ko, Poras T. Balsara, Ashwini K. Nanda: Energy optimization of multilevel cache architectures for RISC and CISC processors. IEEE Trans. VLSI Syst. 6(2): 299-308 (1998)
14Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAshwini K. Nanda, James O. Bondi, Simonjit Dutta: The Misprediction Recovery Cache. International Journal of Parallel Programming 26(4): 383-415 (1998)
1997
13Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAnthony-Trung Nguyen, Pradip Bose, Kattamuri Ekanadham, Ashwini K. Nanda, Maged M. Michael: Accuracy and Speedup of Parallel Trace-Driven Architectural Simulation. IPPS 1997: 39-44
12Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMaged M. Michael, Ashwini K. Nanda, Beng-Hong Lim, Michael L. Scott: Coherence Controller Architectures for SMP-Based CC-NUMA Multiprocessors. ISCA 1997: 219-228
11Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLLaxmi N. Bhuyan, Ravi R. Iyer, Tahsin Askar, Ashwini K. Nanda, Mohan Kumar: Performance of Multistage Bus Networks for a Distributed Shared Memory Multiprocessor. IEEE Trans. Parallel Distrib. Syst. 8(1): 82-95 (1997)
1996
10Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLJames O. Bondi, Ashwini K. Nanda, Simonjit Dutta: Integrating a Misprediction Recovery Cache (MRC) into a Superscalar Pipeline. MICRO 1996: 14-23
1995
9Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLUming Ko, Poras T. Balsara, Ashwini K. Nanda: Energy optimization of multi-level processor cache architectures. ISLPD 1995: 45-49
1994
8no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLLaxmi N. Bhuyan, Ashwini K. Nanda, Tahsin Askar: Performance and Reliability of the Multistage Bus Network. ICPP (1) 1994: 26-33
1993
7Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAshwini K. Nanda, Laxmi N. Bhuyan: Design and Analysis of Cache Coherent Multistage Interconnection Networks. IEEE Trans. Computers 42(4): 458-470 (1993)
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAshwini K. Nanda, Laxmi N. Bhuyan: Efficient Mapping of Applications on Cache Based Multiprocessors. J. Parallel Distrib. Comput. 19(3): 179-191 (1993)
1992
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAshwini K. Nanda, Hong Jiang: Analysis of Directory Based Cache Coherence Schemes with Multistage Networks. ACM Conference on Computer Science 1992: 485-492
4no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAshwini K. Nanda, Doug DeGroot, Daniel L. Stenger: Scheduling Directed Task Graphs on Multiprocessors Using Simulated Annealing. ICDCS 1992: 20-27
3no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAshwini K. Nanda, Laxmi N. Bhuyan: A Formal Specification and Verification Technique for Cache Coherence Protocols. ICPP (1) 1992: 22-26
2no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLAshwini K. Nanda, Laxmi N. Bhuyan: Mapping Applications onto a Cache Coherent Multiprocessor. SC 1992: 368-377
1991
1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLLaxmi N. Bhuyan, Ashwini K. Nanda: Multistage bus network (MBN): an interconnection network for cache coherent multiprocessors. SPDP 1991: 780-787

Coauthor Index

1Tahsin Askar [8] [11]
2Poras T. Balsara [9] [15]
3Caroline Benveniste [16]
4Laxmi N. Bhuyan [1] [2] [3] [6] [7] [8] [11] [21]
5Atman Binstock [28]
6James O. Bondi [10] [14]
7Pradip Bose [13]
8Russell M. Clapp [19] [27]
9Bruce D'Amora [28]
10Bruce D. D'Amora [30]
11Michael N. Day [30]
12Doug DeGroot [4]
13Michel Dubois [26]
14Simonjit Dutta [10] [14]
15Kattamuri Ekanadham [13]
16Mark Giampapa [16]
17Gottfried Goldrian [30]
18Robert E. Hanson [30]
19H. Peter Hofstee [31]
20Yiming Hu [16] [18] [25]
21Ravi R. Iyer (Ravishankar R. Iyer) [11] [21]
22Jaeheon Jeong [26]
23Hong Jiang [5]
24Holger Jones [29]
25Douglas J. Joseph [22] [24]
26Kimberly Keeton [27]
27Sreeni Kesavarapu [30]
28Uming Ko [9] [15]
29Mohan Kumar [11]
30Beng-Hong Lim [12] [17]
31Yang Liu [29]
32Karen A. Magerlein [28]
33Kwok-Ken Mak [23]
34Maged M. Michael [12] [13] [16] [17] [20] [22] [24]
35J. Randal Moulic [30]
36Anthony-Trung Nguyen [13] [22] [24]
37Moriyoshi Ohara [16]
38Michael Perrone [29]
39John J. Ritsko [31]
40Ramendra K. Sahoo [23]
41Michael L. Scott [12]
42T. Basil Smith [23]
43Vijayaraghavan Soundararajan [23]
44Daniel L. Stenger [4]
45Krishnan Sugavanam [23]
46Josep Torrellas [19]
47Borivoj Tydlitát [29]
48Sheila Vaidya [29]
49Qing Yang [18] [25]
50Bernard Yee [28]

Colors in the list of coauthors

Last update Sun Jun 3 16:06:10 2012 CET by the DBLP TeamThis material is Open Data Data released under the ODC-BY 1.0 license — See also our legal information page