Kazuhiko Nakazawa

	2003
2		Akira Hirose, Kazuhiko Nakazawa: Analog continuous-time recurrent decision circuit with high signal-voltage symmetry and delay-time equality. ISCAS (5) 2003: 657-660
1		Akira Hirose, Kazuhiko Nakazawa: Analog recurrent decision circuit with high signal-voltage symmetry and delay-time equality to improve continuous-time convergence performance. IEEE Transactions on Neural Networks 14(5): 1201-1206 (2003)

Coauthor Index

1

Akira Hirose

[1] [2]

Last update Sun Jun 3 16:06:10 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page