Makoto Nagata

	2012
53		Makoto Nagata: Modeling and Analysis of Substrate Noise Coupling in Analog and RF ICs. IEICE Transactions 95-A(2): 430-438 (2012)
52		Yoji Bando, Satoshi Takaya, Toru Ohkawa, Toshiharu Takaramoto, Toshio Yamada, Masaaki Souda, Shigetaka Kumashiro, Tohru Mogami, Makoto Nagata: On-Chip In-Place Measurements of Vth and Signal/Substrate Response of Differential Pair Transistors. IEICE Transactions 95-C(1): 137-145 (2012)
51		Takuya Sawada, Taku Toshikawa, Kumpei Yoshikawa, Hidehiro Takata, Koji Nii, Makoto Nagata: Evaluation of SRAM-Core Susceptibility against Power Supply Voltage Variation. IEICE Transactions 95-C(4): 586-593 (2012)
50		Makoto Nagata, Vivek De: Introduction to the Special Issue on the 2011 Symposium on VLSI Circuits. J. Solid-State Circuits 47(4): 795-796 (2012)
	2011
49		Daisuke Fujimoto, Makoto Nagata, Toshihiro Katashita, Akihiro Sasaki, Yohei Hori, Akashi Satoh: A fast power current analysis methodology using capacitor charging model for side channel attack evaluation. HOST 2011: 87-92
48		Satoshi Takaya, Yoji Bando, Toru Ohkawa, Toshiharu Takaramoto, Toshio Yamada, Masaaki Souda, Shigetaka Kumashiro, Tohru Mogami, Makoto Nagata: Accurate analysis of substrate sensitivity of active transistors in an analog circuit. ISQED 2011: 56-61
47		Takushi Hashida, Yuuki Araga, Makoto Nagata: A diagnosis testbench of analog IP cores against on-chip environmental disturbances. VTS 2011: 70-75
46		Yoji Bando, Satoshi Takaya, Toru Ohkawa, Toshiharu Takaramoto, Toshio Yamada, Masaaki Souda, Shigetaka Kumashiro, Tohru Mogami, Makoto Nagata: A Continuous-Time Waveform Monitoring Technique for On-Chip Power Noise Measurements in VLSI Circuits. IEICE Transactions 94-C(4): 495-503 (2011)
45		Takushi Hashida, Yuuki Araga, Makoto Nagata: A Diagnosis Testbench of Analog IP Cores for Characterization of Substrate Coupling Strength. IEICE Transactions 94-C(6): 1016-1023 (2011)
44		Masaaki Souda, Yoji Bando, Satoshi Takaya, Toru Ohkawa, Toshiharu Takaramoto, Toshio Yamada, Shigetaka Kumashiro, Tohru Mogami, Makoto Nagata: On-Chip Single Tone Pseudo-Noise Generator for Analog IP Noise Tolerance Measurement. IEICE Transactions 94-C(6): 1024-1031 (2011)
43		Takushi Hashida, Makoto Nagata: An On-Chip Waveform Capturer and Application to Diagnosis of Power Delivery in SoC Integration. J. Solid-State Circuits 46(4): 789-796 (2011)
	2010
42		Yuuki Araga, Takushi Hashida, Makoto Nagata: An on-chip waveform capturing technique pursuing minimum cost of integration. ISCAS 2010: 3557-3560
41		Tetsuro Matsuno, Daisuke Kosaka, Makoto Nagata: Modeling of Power Noise Generation in Standard-Cell Based CMOS Digital Circuits. IEICE Transactions 93-A(2): 440-447 (2010)
40		Tetsuro Matsuno, Daisuke Fujimoto, Daisuke Kosaka, Naoyuki Hamanishi, Ken Tanabe, Masazumi Shiochi, Makoto Nagata: An Arbitrary Digital Power Noise Generator Using 65 nm CMOS Technology. IEICE Transactions 93-C(6): 820-826 (2010)
39		Takushi Hashida, Makoto Nagata: Chip-to-Chip Half Duplex Spiking Data Communication over Power Supply Rails. IEICE Transactions 93-C(6): 842-848 (2010)
	2009
38		Tetsuro Matsuno, Daisuke Fujimoto, Daisuke Kosaka, Naoyuki Hamanishi, Ken Tanabe, Masazumi Shiochi, Makoto Nagata: A 6-bit arbitrary digital noise emulator in 65nm CMOS technology. CICC 2009: 187-190
37		Daisuke Kosaka, Yoji Bando, Goichi Yokomizo, Kunihiko Tsuboi, Ying Shiun Li, Shen Lin, Makoto Nagata: A full chip integrated power and substrate noise analysis framework for mixed-signal SoC design. CICC 2009: 219-222
36		Mitsuya Fukazawa, Masanori Kurimoto, Rei Akiyama, Hidehiro Takata, Makoto Nagata: Experimental Evaluation of Dynamic Power Supply Noise and Logical Failures in Microprocessor Operations. IEICE Transactions 92-C(4): 475-482 (2009)
	2008
35		Kouji Ichikawa, Yuki Takahashi, Yukihiko Sakurai, Takahiro Tsuda, Isao Iwase, Makoto Nagata: Measurement-Based Analysis of Electromagnetic Immunity in LSI Circuit Operation. IEICE Transactions 91-C(6): 936-944 (2008)
34		Takefumi Yoshikawa, Tetsuhiro Ogino, Makoto Nagata: Current-Mode Transceiver with Nonfeedback Clock Recovery Capability for Mobile Applications. IEICE Transactions 91-C(9): 1453-1462 (2008)
	2007
33		Makoto Nagata: On-Chip Measurements Complementary to Design Flow for Integrity in SoCs. DAC 2007: 400-403
32		Koichiro Noguchi, Makoto Nagata: An On-Chip Multichannel Waveform Monitor for Diagnosis of Systems-on-a-Chip Integration. IEEE Trans. VLSI Syst. 15(10): 1101-1110 (2007)
31		Daisuke Kosaka, Makoto Nagata, Yoshitaka Murasaka, Atsushi Iwata: Chip-Level Substrate Coupling Analysis with Reference Structures for Verification. IEICE Transactions 90-A(12): 2651-2660 (2007)
30		Daisuke Kosaka, Makoto Nagata, Yoshitaka Murasaka, Atsushi Iwata: Evaluation of Isolation Structures against High-Frequency Substrate Coupling in Analog/Mixed-Signal Integrated Circuits. IEICE Transactions 90-A(2): 380-387 (2007)
29		Masao Morimoto, Makoto Nagata, Kazuo Taki: Asymmetric Slope Dual Mode Differential Logic Circuit for Compatibility of Low-Power and High-Speed Operations. IEICE Transactions 90-C(4): 675-682 (2007)
28		Yoshihide Komatsu, Koichiro Ishibashi, Makoto Nagata: Substrate-Noise and Random-Variability Reduction with Self-Adjusted Forward Body Bias. IEICE Transactions 90-C(4): 692-698 (2007)
27		Koichiro Noguchi, Takushi Hashida, Makoto Nagata: On-Chip Multi-Channel Monitoring for Analog Circuit Diagnosis in Systems-on-Chip Integration. IEICE Transactions 90-C(6): 1189-1196 (2007)
26		Kouji Ichikawa, Yuki Takahashi, Makoto Nagata: Experimental Verification of Power Supply Noise Modeling for EMI Analysis through On-Board and On-Chip Noise Measurements. IEICE Transactions 90-C(6): 1282-1290 (2007)
25		Yohei Fukumizu, Naoki Gochi, Makoto Nagata, Kazuo Taki: A Mixed Circuit and System Level Simulation Technique of Collision-Resistant RFID System. IEICE Transactions 90-C(6): 1299-1303 (2007)
	2006
24		Mitsuya Fukazawa, Koichiro Noguchi, Makoto Nagata, Kazuo Taki: A built-in power supply noise probe for digital LSIs. ASP-DAC 2006: 106-107
23		Daisuke Kosaka, Makoto Nagata: Equivalent circuit modeling of guard ring structures for evaluation of substrate crosstalk isolation. ASP-DAC 2006: 677-682
22		Yohei Fukumizu, Shuji Ohno, Makoto Nagata, Kazuo Taki: Communication Scheme for a Highly Collision-Resistive RFID System. IEICE Transactions 89-A(2): 408-415 (2006)
21		Kenji Shimazaki, Makoto Nagata, Mitsuya Fukazawa, Shingo Miyahara, Masaaki Hirata, Kazuhiro Satoh, Hiroyuki Tsujikawa: An Integrated Timing and Dynamic Supply Noise Verification for Multi-10-Million Gate SoC Designs. IEICE Transactions 89-C(11): 1535-1543 (2006)
20		Mitsuya Fukazawa, Makoto Nagata: Measurement-Based Analysis of Delay Variation Induced by Dynamic Power Supply Noise. IEICE Transactions 89-C(11): 1559-1566 (2006)
19		Yohei Fukumizu, Makoto Nagata, Kazuo Taki: Back-End Design of a Collision-Resistive RFID System through High-Level Modeling Approach. IEICE Transactions 89-C(11): 1581-1590 (2006)
18		Yuuichirou Ikeda, Masaya Sumita, Makoto Nagata: Multi-Ported Register File for Reducing the Impact of PVT Variation. IEICE Transactions 89-C(3): 356-363 (2006)
17		Koichiro Noguchi, Makoto Nagata: An On-Chip Multi-Channel Rail-to-Rail Signal Monitoring Technique for Sub-100-nm Digital Signal Integrity. IEICE Transactions 89-C(6): 761-768 (2006)
	2005
16		Koichiro Noguchi, Makoto Nagata: On-Chip Multi-Channel Waveform Monitoring for Diagnostics of Mixed-Signal VLSI Circuits. DATE 2005: 146-151
15		Masao Morimoto, Yoshinori Tanaka, Makoto Nagata, Kazuo Taki: Logic Synthesis Technique for High Speed Differential Dynamic Logic with Asymmetric Slope Transition. IEICE Transactions 88-A(12): 3324-3331 (2005)
14		Masao Morimoto, Makoto Nagata, Kazuo Taki: High-Speed Digital Circuit Design Using Differential Logic with Asymmetric Signal Transition. IEICE Transactions 88-C(10): 2001-2008 (2005)
13		Kenji Shimazaki, Makoto Nagata, Takeshi Okumoto, Shozo Hirano, Hiroyuki Tsujikawa: Dynamic Power-Supply and Well Noise Measurements and Analysis for Low Power Body Biased Circuits. IEICE Transactions 88-C(4): 589-596 (2005)
	2002
12		Teppei Nakano, Takashi Morie, Makoto Nagata, Atsushi Iwata: A cellular-automaton-type image extraction algorithm and its implementation using an FPGA. APCCAS (2) 2002: 197-200
11		Makoto Nagata, Yoshitaka Murasaka, Youichi Nishimori, Takashi Morie, Atsushi Iwata: Substrate Noise Analysis with Compact Digital Noise Injection and Substrate Models. VLSI Design 2002: 71-76
	2001
10		Makoto Nagata, Takafumi Ohmoto, Jin Nagai, Takashi Morie, Atsushi Iwata: Test circuits for substrate noise evaluation in CMOS digital ICs. ASP-DAC 2001: 13-14
9		Yoshitaka Murasaka, Makoto Nagata, Takafumi Ohmoto, Takashi Morie, Atsushi Iwata: Chip-Level Substrate Noise Analysis with Network Reduction by Fundamental Matrix Computation. ISQED 2001: 482-487
8		Takashi Morie, Tomohiro Matsuura, Makoto Nagata, Atsushi Iwata: An Efficient Clustering Algorithm Using Stochastic Association Model and Its Implementation Using Nanostructures. NIPS 2001: 1115-1122
	2000
7		Noriaki Takeda, Mitsuru Homma, Makoto Nagata, Takashi Morie, Atsushi Iwata: A smart imager for the vision processing front-END. ASP-DAC 2000: 19-20
6		Kenichi Murakoshi, Takashi Morie, Makoto Nagata, Atsushi Iwata: An arbitrary chaos generator core curcuit using PWM/PPM signals. ASP-DAC 2000: 23-24
5		Makoto Nagata, Atsushi Iwata: Substrate crosstalk analysis in mixed signal CMOS integrated circuits: embedded tutorial. ASP-DAC 2000: 623-630
4		Makoto Nagata, Jin Nagai, Takashi Morie, Atsushi Iwata: Measurements and analyses of substrate noise waveform inmixed-signal IC environment. IEEE Trans. on CAD of Integrated Circuits and Systems 19(6): 671-678 (2000)
	1999
3		Atsushi Iwata, Makoto Nagata, Hiroyuki Nakamoto, Noriaki Takeda, Mitsuru Homma, Hiroto Higashi, Takashi Morie: A Feature Associative Processor for Image Recognition Based on A-D merged Architecture. VLSI 1999: 77-88
	1998
2		Souta Sakabayashi, Takashi Morie, Makoto Nagata, Atsushi Iwata: Nonlinear Function Generators and Chaotic Signal Generators Based on Pulse-Phase Modulation. ICONIP 1998: 582-585
1		Hiroshi Ando, Takashi Morie, Makoto Nagata, Atsushi Iwata: Oscillator Networks for Image Segmentation and Their Circuits Using Pulse Modulation Method. ICONIP 1998: 586-589

Coauthor Index

1	Rei Akiyama	[36]
2	Hiroshi Ando	[1]
3	Yuuki Araga	[42] [45] [47]
4	Yoji Bando	[37] [44] [46] [48] [52]
5	Vivek De (Vivek K. De)	[50]
6	Daisuke Fujimoto	[38] [40] [49]
7	Mitsuya Fukazawa	[20] [21] [24] [36]
8	Yohei Fukumizu	[19] [22] [25]
9	Naoki Gochi	[25]
10	Naoyuki Hamanishi	[38] [40]
11	Takushi Hashida	[27] [39] [42] [43] [45] [47]
12	Hiroto Higashi	[3]
13	Shozo Hirano	[13]
14	Masaaki Hirata	[21]
15	Mitsuru Homma	[3] [7]
16	Yohei Hori	[49]
17	Kouji Ichikawa	[26] [35]
18	Yuuichirou Ikeda	[18]
19	Koichiro Ishibashi	[28]
20	Isao Iwase	[35]
21	Atsushi Iwata	[1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [30] [31]
22	Toshihiro Katashita	[49]
23	Yoshihide Komatsu	[28]
24	Daisuke Kosaka	[23] [30] [31] [37] [38] [40] [41]
25	Shigetaka Kumashiro	[44] [46] [48] [52]
26	Masanori Kurimoto	[36]
27	Ying Shiun Li	[37]
28	Shen Lin	[37]
29	Tetsuro Matsuno	[38] [40] [41]
30	Tomohiro Matsuura	[8]
31	Shingo Miyahara	[21]
32	Tohru Mogami	[44] [46] [48] [52]
33	Takashi Morie	[1] [2] [3] [4] [6] [7] [8] [9] [10] [11] [12]
34	Masao Morimoto	[14] [15] [29]
35	Kenichi Murakoshi	[6]
36	Yoshitaka Murasaka	[9] [11] [30] [31]
37	Jin Nagai	[4] [10]
38	Hiroyuki Nakamoto	[3]
39	Teppei Nakano	[12]
40	Koji Nii	[51]
41	Youichi Nishimori	[11]
42	Koichiro Noguchi	[16] [17] [24] [27] [32]
43	Tetsuhiro Ogino	[34]
44	Toru Ohkawa	[44] [46] [48] [52]
45	Takafumi Ohmoto	[9] [10]
46	Shuji Ohno	[22]
47	Takeshi Okumoto	[13]
48	Souta Sakabayashi	[2]
49	Yukihiko Sakurai	[35]
50	Akihiro Sasaki	[49]
51	Akashi Satoh	[49]
52	Kazuhiro Satoh	[21]
53	Takuya Sawada	[51]
54	Kenji Shimazaki	[13] [21]
55	Masazumi Shiochi	[38] [40]
56	Masaaki Souda	[44] [46] [48] [52]
57	Masaya Sumita	[18]
58	Yuki Takahashi	[26] [35]
59	Toshiharu Takaramoto	[44] [46] [48] [52]
60	Hidehiro Takata	[36] [51]
61	Satoshi Takaya	[44] [46] [48] [52]
62	Noriaki Takeda	[3] [7]
63	Kazuo Taki	[14] [15] [19] [22] [24] [25] [29]
64	Ken Tanabe	[38] [40]
65	Yoshinori Tanaka	[15]
66	Taku Toshikawa	[51]
67	Kunihiko Tsuboi	[37]
68	Takahiro Tsuda	[35]
69	Hiroyuki Tsujikawa	[13] [21]
70	Toshio Yamada	[44] [46] [48] [52]
71	Goichi Yokomizo	[37]
72	Kumpei Yoshikawa	[51]
73	Takefumi Yoshikawa	[34]

Colors in the list of coauthors

Last update Sun Jun 3 16:06:10 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page