dblp.uni-trier.dewww.dagstuhl.dewww.uni-trier.de

Arkadiy Morgenshtein Coauthor index pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2010
11Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLArkadiy Morgenshtein, Eby G. Friedman, Ran Ginosar, Avinoam Kolodny: Unified Logical Effort - A Method for Delay Evaluation and Minimization in Logic Paths With RC Interconnect. IEEE Trans. VLSI Syst. 18(5): 689-696 (2010)
10Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLArkadiy Morgenshtein, Eby G. Friedman, Ran Ginosar, Avinoam Kolodny: Corrections to "Unified Logical Effort - A Method for Delay Evaluation and Minimization in Logic Paths With RC Interconnect" [May 10 689-696]. IEEE Trans. VLSI Syst. 18(8): 1262 (2010)
2008
9Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLArkadiy Morgenshtein, Eby G. Friedman, Ran Ginosar, Avinoam Kolodny: Timing optimization in logic with interconnect. SLIP 2008: 19-26
8Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLRostislav (Reuven) Dobkin, Arkadiy Morgenshtein, Avinoam Kolodny, Ran Ginosar: Parallel vs. serial on-chip communication. SLIP 2008: 43-50
2006
7Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMichael Moreinis, Arkadiy Morgenshtein, Israel A. Wagner, Avinoam Kolodny: Logic Gates as Repeaters (LGR) for Area-Efficient Timing Optimization. IEEE Trans. VLSI Syst. 14(11): 1276-1281 (2006)
2005
6Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLArkadiy Morgenshtein, Israel Cidon, Ran Ginosar, Avinoam Kolodny: Low-leakage repeaters for NoC interconnects. ISCAS (1) 2005: 600-603
2004
5no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLArkadiy Morgenshtein, Alexander Fish, Israel A. Wagner: An efficient implementation of D-Flip-Flop using the GDI technique. ISCAS (2) 2004: 673-676
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLArkadiy Morgenshtein, Michael Moreinis, Ran Ginosar: Asynchronous gate-diffusion-input (GDI) circuits. IEEE Trans. VLSI Syst. 12(8): 847-856 (2004)
2003
3no EE pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLArkadiy Morgenshtein, Michael Moreinis, Israel A. Wagner, Avinoam Kolodny: Logic Gates as Repeaters (LGR) for Timing Optimization of SoC Interconnects. VLSI-SOC 2003: 99-104
2002
2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLArkadiy Morgenshtein, Alexander Fish, Israel A. Wagner: Gate-diffusion input (GDI) - a technique for low power design of digital circuits: analysis and characterization. ISCAS (1) 2002: 477-480
1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLArkadiy Morgenshtein, Alexander Fish, Israel A. Wagner: Gate-diffusion input (GDI): a power-efficient method for digital combinatorial circuits. IEEE Trans. VLSI Syst. 10(5): 566-581 (2002)

Coauthor Index

1Israel Cidon [6]
2Rostislav (Reuven) Dobkin [8]
3Alexander Fish [1] [2] [5]
4Eby G. Friedman [9] [10] [11]
5Ran Ginosar [4] [6] [8] [9] [10] [11]
6Avinoam Kolodny [3] [6] [7] [8] [9] [10] [11]
7Michael Moreinis [3] [4] [7]
8Israel A. Wagner [1] [2] [3] [5] [7]

Last update Mon Jun 4 20:40:43 2012 CET by the DBLP TeamThis material is Open Data Data released under the ODC-BY 1.0 license — See also our legal information page