Simon W. Moore

	2010
38		Nick Barrow-Williams, Christian Fensch, Simon W. Moore: Proximity coherence for chip multiprocessors. PACT 2010: 123-134
37		Danielle S. Bassett, Daniel Greenfield, Andreas Meyer-Lindenberg, Daniel R. Weinberger, Simon W. Moore, Edward T. Bullmore: Efficient Physical Embedding of Topologically Complex Information Processing Networks in Brains and Computer Circuits. PLoS Computational Biology 6(4): (2010)
	2009
36		A. Theodore Markettos, Simon W. Moore: The Frequency Injection Attack on Ring-Oscillator-Based True Random Number Generators. CHES 2009: 317-331
35		Rosemary M. Francis, Simon W. Moore: FPGAs with time-division multiplexed wiring: an architectural exploration and area analysis. FPGA 2009: 285
34		Nick Barrow-Williams, Christian Fensch, Simon W. Moore: A communication characterisation of Splash-2 and Parsec. IISWC 2009: 86-97
33		Arnab Banerjee, Simon W. Moore: Flow-aware allocation for on-chip networks. NOCS 2009: 183-192
32		Daniel Greenfield, Simon W. Moore: Implications of Electronics Technology Trends for Algorithm Design. Comput. J. 52(6): 690-698 (2009)
31		Arnab Banerjee, Pascal T. Wolkotte, Robert D. Mullins, Simon W. Moore, Gerard J. M. Smit: An Energy and Performance Exploration of Network-on-Chip Architectures. IEEE Trans. VLSI Syst. 17(3): 319-329 (2009)
	2008
30		Daniel Greenfield, Simon W. Moore: Implications of Electronics Technology Trends to Algorithm Design. BCS Int. Acad. Conf. 2008: 331-342
29		Philip Paul, Simon W. Moore, Simon Tam: Tamper Protection for Security Devices. BLISS 2008: 92-96
28		Rosemary M. Francis, Simon W. Moore, Robert D. Mullins: A Network of Time-Division Multiplexed Wiring for FPGAs. NOCS 2008: 35-44
27		Simon W. Moore, Daniel Greenfield: The next resource war: computation vs. communication. SLIP 2008: 81-86
26		Daniel Greenfield, Simon W. Moore: Fractal communication in software data dependency graphs. SPAA 2008: 116-118
	2007
25		Robert D. Mullins, Simon W. Moore: Demystifying Data-Driven and Pausible Clocking Schemes. ASYNC 2007: 175-185
24		Arnab Banerjee, Robert D. Mullins, Simon W. Moore: A Power and Energy Exploration of Network-on-Chip Architectures. NOCS 2007: 163-172
23		Daniel Greenfield, Arnab Banerjee, Jeong-Gun Lee, Simon W. Moore: Implications of Rent's Rule for NoC Design and Its Fault-Tolerance. NOCS 2007: 283-294
	2006
22		Kate Taylor, Simon W. Moore: My Compiler Really Understands Me: An Adaptive Programming Language Tutor. AH 2006: 389-392
21		Robert D. Mullins, Andrew West, Simon W. Moore: The design and implementation of a low-latency on-chip network. ASP-DAC 2006: 164-169
20		Petros Oikonomakos, Jacques J. A. Fournier, Simon W. Moore: Implementing Cryptography on TFT Technology for Secure Display Applications. CARDIS 2006: 32-47
19		Petros Oikonomakos, Simon W. Moore: An Asynchronous PLA with Improved Security Characteristics. DSD 2006: 257-264
18		Jacques J. A. Fournier, Simon W. Moore: Hardware-Software Codesign of a Vector Co-processor for Public Key Cryptography. DSD 2006: 439-446
17		Simon Hollis, Simon W. Moore: RasP: An Area-efficient, On-chip Network. ICCD 2006
16		Simon Hollis, Simon W. Moore: An area-efficient, pulse-based interconnect. ISCAS 2006
15		Simon Hollis, Simon W. Moore: An Asynchronous Interconnect Architecture for Device Security Enhancement. VLSI Design 2006: 209-215
	2005
14		Scott Fairbanks, Simon W. Moore: Self-Timed Circuitry for Global Clocking. ASYNC 2005: 86-96
13		Huiyun Li, A. Theodore Markettos, Simon W. Moore: Security Evaluation Against Electromagnetic Analysis at Design Time. CHES 2005: 280-292
12		Jacques J. A. Fournier, Simon W. Moore: A Vector Approach to Cryptography Implementation. DRMTICS 2005: 277-297
	2004
11		Scott Fairbanks, Simon W. Moore: Analog Micropipeline Rings for High Precision Timing. ASYNC 2004: 41-50
10		Robert D. Mullins, Andrew West, Simon W. Moore: Low-Latency Virtual-Channel Routers for On-Chip Networks. ISCA 2004: 188-197
	2003
9		Jacques J. A. Fournier, Simon W. Moore, Huiyun Li, Robert D. Mullins, George S. Taylor: Security Evaluation of Asynchronous Circuits. CHES 2003: 137-151
8		Simon W. Moore, Ross J. Anderson, Robert D. Mullins, George S. Taylor, Jacques J. A. Fournier: Balanced self-checking asynchronous logic for smart card applications. Microprocessors and Microsystems 27(9): 421-430 (2003)
	2002
7		Simon W. Moore, Robert D. Mullins, Paul A. Cunningham, Ross J. Anderson, George S. Taylor: Improving Smart Card Security Using Self-Timed Circuits. ASYNC 2002: 211-218
6		George S. Taylor, Simon W. Moore, Robert D. Mullins, Peter Robinson: Point to Point GALS Interconnect. ASYNC 2002: 69-75
5		Panit Watcharawitch, Simon W. Moore: JMA: The Java-Multithreading Architecture for Embedded Processors. ICCD 2002: 527-
	2001
4		Simon W. Moore: Protecting Consumer Security Devices. E-smart 2001: 1
	2000
3		George S. Taylor, Simon W. Moore, Steve Wilcox, Peter Robinson: An On-Chip Dynamically Recalibrated Delay Line for Embedded Self-Timed Systems. ASYNC 2000: 45-51
2		Simon W. Moore, George S. Taylor, Paul A. Cunningham, Robert D. Mullins, Peter Robinson: Self-Calibrating Clocks for Globally Asynchronous Locally Synchronous Systems. ICCD 2000: 73-
	1995
1		Simon W. Moore, Brian T. Graham: Tagged Up/Down Sorter - A Hardware Priority Queue. Comput. J. 38(9): 695-703 (1995)

Coauthor Index

1	Ross J. Anderson	[7] [8]
2	Arnab Banerjee	[23] [24] [31] [33]
3	Nick Barrow-Williams	[34] [38]
4	Danielle S. Bassett	[37]
5	Edward T. Bullmore (Ed Bullmore)	[37]
6	Paul A. Cunningham	[2] [7]
7	Scott Fairbanks	[11] [14]
8	Christian Fensch	[34] [38]
9	Jacques J. A. Fournier	[8] [9] [12] [18] [20]
10	Rosemary M. Francis	[28] [35]
11	Brian T. Graham	[1]
12	Daniel Greenfield	[23] [26] [27] [30] [32] [37]
13	Simon Hollis	[15] [16] [17]
14	Jeong-Gun Lee	[23]
15	Huiyun Li	[9] [13]
16	A. Theodore Markettos	[13] [36]
17	Andreas Meyer-Lindenberg	[37]
18	Robert D. Mullins	[2] [6] [7] [8] [9] [10] [21] [24] [25] [28] [31]
19	Petros Oikonomakos	[19] [20]
20	Philip Paul	[29]
21	Peter Robinson	[2] [3] [6]
22	Gerard J. M. Smit	[31]
23	Simon Tam	[29]
24	George S. Taylor	[2] [3] [6] [7] [8] [9]
25	Kate Taylor	[22]
26	Panit Watcharawitch	[5]
27	Daniel R. Weinberger	[37]
28	Andrew West	[10] [21]
29	Steve Wilcox	[3]
30	Pascal T. Wolkotte	[31]

Colors in the list of coauthors

Last update Mon Jun 4 20:40:43 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page