dblp.uni-trier.dewww.dagstuhl.dewww.uni-trier.de

Katsuya Miura Coauthor index pubzone.org

List of publications from the DBLP Bibliography Server - FAQ
Ask others: ACM DL/Guide - CiteSeerX - CSB - MetaPress - Google - Bing - Yahoo

DBLP keys2012
5Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLShoun Matsunaga, Masanori Natsui, Shoji Ikeda, Katsuya Miura, Tetsuo Endoh, Hideo Ohno, Takahiro Hanyu: Implementation of a perpendicular MTJ-based read-disturb-tolerant 2T-2R nonvolatile TCAM based on a reversed current reading scheme. ASP-DAC 2012: 475-476
2010
4Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLMasashi Kamiyanagi, Fumitaka Iga, Shoji Ikeda, Katsuya Miura, Jun Hayakawa, Haruhiro Hasegawa, Takahiro Hanyu, Hideo Ohno, Tetsuo Endoh: Transient Characteristic of Fabricated Magnetic Tunnel Junction (MTJ) Programmed with CMOS Circuit. IEICE Transactions 93-C(5): 602-607 (2010)
3Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLFumitaka Iga, Masashi Kamiyanagi, Shoji Ikeda, Katsuya Miura, Jun Hayakawa, Haruhiro Hasegawa, Takahiro Hanyu, Hideo Ohno, Tetsuo Endoh: Study of the DC Performance of Fabricated Magnetic Tunnel Junction Integrated on Back-End Metal Line of CMOS Circuits. IEICE Transactions 93-C(5): 608-613 (2010)
2Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLRiichiro Takemura, Takayuki Kawahara, Katsuya Miura, Hiroyuki Yamamoto, Jun Hayakawa, Nozomu Matsuzaki, Kazuo Ono, Michihiko Yamanouchi, Kenchi Ito, Hiromasa Takahashi, Shoji Ikeda, Haruhiro Hasegawa, Hideyuki Matsuoka, Hideo Ohno: A 32-Mb SPRAM With 2T1R Memory Cell, Localized Bi-Directional Write Driver and `1'/`0' Dual-Array Equalized Reference Scheme. J. Solid-State Circuits 45(4): 869-879 (2010)
2009
1Electronic Edition pubzone.org CiteSeerX Google scholar BibTeX bibliographical record in XMLShoun Matsunaga, Jun Hayakawa, Shoji Ikeda, Katsuya Miura, Tetsuo Endoh, Hideo Ohno, Takahiro Hanyu: MTJ-based nonvolatile logic-in-memory circuit, future prospects and issues. DATE 2009: 433-435

Coauthor Index

1Tetsuo Endoh [1] [3] [4] [5]
2Takahiro Hanyu [1] [3] [4] [5]
3Haruhiro Hasegawa [2] [3] [4]
4Jun Hayakawa [1] [2] [3] [4]
5Fumitaka Iga [3] [4]
6Shoji Ikeda [1] [2] [3] [4] [5]
7Kenchi Ito [2]
8Masashi Kamiyanagi [3] [4]
9Takayuki Kawahara [2]
10Shoun Matsunaga [1] [5]
11Hideyuki Matsuoka [2]
12Nozomu Matsuzaki [2]
13Masanori Natsui [5]
14Hideo Ohno [1] [2] [3] [4] [5]
15Kazuo Ono [2]
16Hiromasa Takahashi [2]
17Riichiro Takemura [2]
18Hiroyuki Yamamoto [2]
19Michihiko Yamanouchi [2]

Last update Sun Jun 3 16:06:10 2012 CET by the DBLP TeamThis material is Open Data Data released under the ODC-BY 1.0 license — See also our legal information page