 | 2011 |
| 17 |  | Anna Vaskova,
Celia López-Ongil,
Enrique San Millán,
Alejandro Jiménez-Horas,
Luis Entrena:
Accelerating secure circuit design with hardware implementation of Diehard Battery of tests of randomness.
IOLTS 2011: 179-181 |
| 16 |  | Honorio Martin,
Enrique San Millán,
Luis Entrena,
Julio César Hernández Castro,
Pedro Peris-Lopez:
AKARI-X: A pseudorandom number generator for secure lightweight systems.
IOLTS 2011: 228-233 |
| 2010 |
| 15 |  | Anna Vaskova,
Celia López-Ongil,
Alejandro Jiménez-Horas,
Enrique San Millán,
Luis Entrena:
Robust cryptographic ciphers with on-line statistical properties validation.
IOLTS 2010: 208-210 |
| 2009 |
| 14 |  | Alejandro Jiménez-Horas,
Enrique San Millán,
Celia López-Ongil,
Marta Portela-García,
Mario García-Valderas,
Luis Entrena:
Pseudo-random number generation applied to robust modern cryptography: A new technique for block ciphers.
IOLTS 2009: 203-205 |
| 13 |  | Pedro Peris-Lopez,
Julio C. Hernandez-Castro,
Juan M. Estévez-Tapiador,
Enrique San Millán,
Jan C. A. van der Lubbe:
Security Flaws in an Efficient Pseudo-Random Number Generator for Low-Power Environments.
SEWCN 2009: 25-35 |
| 2008 |
| 12 |  | Enrique San Millán,
Luis Entrena,
José Alberto Espejo:
Logic Transformations by Multiple Wire Network Addition.
DSD 2008: 779-786 |
| 11 |  | Celia López-Ongil,
Alejandro Jiménez-Horas,
Marta Portela-García,
Mario García-Valderas,
Enrique San Millán,
Luis Entrena:
Smart Hardening for Round-based Encryption Algorithms: Application to Advanced Encryption Standard.
IOLTS 2008: 167-168 |
| 2007 |
| 10 |  | Almudena Lindoso,
Luis Entrena,
Judith Liu-Jimenez,
Enrique San Millán:
Correlation-Based Fingerprint Matching with Orientation Field Alignment.
ICB 2007: 713-721 |
| 9 |  | Michael G. Lorenz,
Luis Mengibar,
Enrique San Millán,
Luis Entrena:
Low power data processing system with self-reconfigurable architecture.
Journal of Systems Architecture 53(9): 568-576 (2007) |
| 2003 |
| 8 |  | Enrique San Millán,
Luis Entrena,
José Alberto Espejo,
Celia López:
Theoretical comparison between sequential redundancy addition and removal and retiming optimization techniques.
Journal of Systems Architecture 49(12-15): 529-541 (2003) |
| 2001 |
| 7 |  | José Alberto Espejo,
Luis Entrena,
Enrique San Millán,
Emilio Olías:
Functional extension of structural logic optimization techniques.
ASP-DAC 2001: 467-472 |
| 6 |  | José Alberto Espejo,
Luis Entrena,
Enrique San Millán,
Emilio Olías:
Generalized reasoning scheme for redundancy addition and removal logic optimization.
DATE 2001: 391-397 |
| 5 |  | Enrique San Millán,
Luis Entrena,
José Alberto Espejo:
On the Optimization Power of Redundancy Addition and Removal for Sequential Logic Optimization.
DSD 2001: 292-299 |
| 4 |  | Enrique San Millán,
Luis Entrena,
José Alberto Espejo:
On the Optimization Power of Redundancy Addition and Removal Techniques for Sequential Circuits.
ICCAD 2001: 91-94 |
| 3 |  | Luis Entrena,
Celia López,
Emilio Olías,
Enrique San Millán,
José Alberto Espejo:
Logic Optimization of Unidirectional Circuits with Structural Methods.
IOLTW 2001: 43-47 |
| 1999 |
| 2 |  | Enrique San Millán,
Luis Entrena,
José Alberto Espejo,
Silvia Chiusano,
Fulvio Corno:
Integrating Symbolic Techniques in ATPG-Based Sequential Logic Optimization.
DATE 1999: 516-520 |
| 1 |  | José Alberto Espejo,
Luis Entrena,
Enrique San Millán,
Emilio Olías:
Logic Restructuring for MUX-Based FPGAs.
EUROMICRO 1999: 1161- |