Iain McClatchie

	2003
1		John G. Maneatis, Jaeha Kim, Iain McClatchie, Jay Maxey, Manjusha Shankaradas: Self-biased high-bandwidth low-jitter 1-to-4096 multiplier clock generator PLL. DAC 2003: 688-690

Coauthor Index

1	Jaeha Kim	[1]
2	John G. Maneatis	[1]
3	Jay Maxey	[1]
4	Manjusha Shankaradas	[1]

Last update Mon Jun 4 20:40:43 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page