![]() | ![]() |
| 2000 | ||
|---|---|---|
| 1 | Selene Maya, Rocio Reynoso, Cesar Torres-Huitzil, Miguel Arias-Estrada: Compact Spiking Neural Network Implementation in FPGA. FPL 2000: 270-276 | |
| 1 | Miguel Arias-Estrada | [1] |
| 2 | Rocio Reynoso | [1] |
| 3 | Cesar Torres-Huitzil | [1] |
Data released under the ODC-BY 1.0 license — See also our legal information page