Kazunori Matsuyama

	2007
3		Kazunori Matsuyama, Motoki Amagasaki, Hideaki Nakayama, Ryoichi Yamaguchi, Masahiro Iida, Toshinori Sueyoshi: Evaluating Variable-Grain Logic Cells Using Heterogeneous Technology Mapping. ARC 2007: 142-154
2		Motoki Amagasaki, Ryoichi Yamaguchi, Kazunori Matsuyama, Masahiro Iida, Toshinori Sueyoshi: A Variable Grain Logic Cell Architecture for Reconfigurable Logic Cores. FPL 2007: 550-553
	2006
1		Motoki Amagasaki, Takurou Shimokawa, Kazunori Matsuyama, Ryoichi Yamaguchi, Hideaki Nakayama, Naoto Hamabe, Masahiro Iida, Toshinori Sueyoshi: Evaluation of Variable Grain Logic Cell Architecture for Reconfigurable Device. VLSI-SoC 2006: 198-203

Coauthor Index

1	Motoki Amagasaki	[1] [2] [3]
2	Naoto Hamabe	[1]
3	Masahiro Iida	[1] [2] [3]
4	Hideaki Nakayama	[1] [3]
5	Takurou Shimokawa	[1]
6	Toshinori Sueyoshi	[1] [2] [3]
7	Ryoichi Yamaguchi	[1] [2] [3]

Last update Sun Jun 3 16:06:10 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page