 | 2010 |
|---|
| 8 |       | Hiroaki Tanaka,
Yutaka Ota,
Nobu Matsumoto,
Takuji Hieda,
Yoshinori Takeuchi,
Masaharu Imai:
A new compilation technique for SIMD code generation across basic block boundaries.
ASP-DAC 2010: 101-106 |
| 2009 |
|---|
| 7 | | Takeshi Kodaka,
Shunsuke Sasaki,
Takahiro Tokuyoshi,
Ryuichiro Ohyama,
Nobuhiro Nonogaki,
Koji Kitayama,
Tatsuya Mori,
Yasuyuki Ueda,
Hideho Arakida,
Yuji Okuda,
Toshiki Kizu,
Yoshiro Tsuboi,
Nobu Matsumoto:
Design and implementation of scalable, transparent threads for multi-core media processor.
DATE 2009: 1035-1039 |
| 2007 |
|---|
| 6 | | Hiroaki Tanaka,
Yoshinori Takeuchi,
Keishi Sakanushi,
Masaharu Imai,
Hiroki Tagawa,
Yutaka Ota,
Nobu Matsumoto:
Generation of Pack Instruction Sequence for Media Processors Using Multi-Valued Decision Diagram.
IEICE Transactions 90-A(12): 2800-2809 (2007) |
| 2006 |
|---|
| 5 | | Hiroaki Tanaka,
Yoshinori Takeuchi,
Keishi Sakanushi,
Masaharu Imai,
Yutaka Ota,
Nobu Matsumoto,
Masaki Nakagawa:
Pack instruction generation for media pUsing multi-valued decision diagram.
CODES+ISSS 2006: 154-159 |
| 2002 |
|---|
| 4 | | Atsushi Mizuno,
Kazuyoshi Kohno,
Ryuichiro Ohyama,
Takahiro Tokuyoshi,
Hironori Uetani,
Hans Eichel,
Takashi Miyamori,
Nobu Matsumoto,
Masataka Matsui:
Design Methodology and System for a Configurable Media Embedded Processor Extensible to VLIW Architecture.
ICCD 2002: 2-7 |
| 2001 |
|---|
| 3 | | Kazuyoshi Kohno,
Nobu Matsumoto:
A New Verification Methodology for Complex Pipeline Behavior.
DAC 2001: 816-821 |
| 1993 |
|---|
| 2 | | Joseph Dao,
Nobu Matsumoto,
Tsuneo Hamai,
Chusei Ogawa,
Shojiro Mori:
A Compaction Method for Full Chip VLSI Layouts.
DAC 1993: 407-412 |
| 1990 |
|---|
| 1 | | Nobu Matsumoto,
Yoko Watanabe,
Kimiyoshi Usami,
Yukio Sugeno,
Hiroshi Hatada,
Shojiro Mori:
Datapath Generator Based on Gate-Level Symbolic Layout.
DAC 1990: 388-393 |
Data released under the ODC-BY 1.0 license — See also our legal information page