Yoshio Matsuda

	2011
11		Masayuki Miyama, Yoshio Matsuda: Vehicle detection and tracking with affine motion segmentation in stereo video. ICSIPA 2011: 271-276
10		Hiroshi Makino, Shunji Nakata, Hirotsugu Suzuki, Shin'ichiro Mutoh, Masayuki Miyama, Tsutomu Yoshimura, Shuhei Iwade, Yoshio Matsuda: Reexamination of SRAM Cell Write Margin Definitions in View of Predicting the Distribution. IEEE Trans. on Circuits and Systems 58-II(4): 230-234 (2011)
	2010
9		Shunji Nakata, Hirotsugu Suzuki, Ryota Honda, Takahito Kusumoto, Shin'ichiro Mutoh, Hiroshi Makino, Masayuki Miyama, Yoshio Matsuda: Adiabatic SRAM with a shared access port using a controlled ground line and step-voltage circuit. ISCAS 2010: 2474-2477
8		Katsumi Dosaka, Daisuke Ogawa, Takahito Kusumoto, Masayuki Miyama, Yoshio Matsuda: A Complete Charge Recycling TCAM with Checkerboard Array Arrangement for Low Power Applications. IEICE Transactions 93-C(5): 685-695 (2010)
7		Yoshiki Yunbe, Masayuki Miyama, Yoshio Matsuda: A VGA 30 fps Affine Motion Model Estimation VLSI for Real-Time Video Segmentation. IEICE Transactions 93-D(12): 3284-3293 (2010)
	2009
6		Shunji Nakata, Takahito Kusumoto, Masayuki Miyama, Yoshio Matsuda: Adiabatic SRAM with a Large Margin of VT Variation by Controlling the Cell-power-line and Word-line Voltage. ISCAS 2009: 393-396
	2008
5		Masayuki Miyama, Yuusuke Inoie, Takafumi Kasuga, Ryouichi Inada, Masashi Nakao, Yoshio Matsuda: A 158 MS/s JPEG 2000 Codec with a Bit-Plane and Pass Parallel Embedded Block Coder for Low Delay Image Transmission. IEICE Transactions 91-A(8): 2025-2034 (2008)
4		Yuichiro Murachi, Yuki Fukuyama, Ryo Yamamoto, Junichi Miyakoshi, Hiroshi Kawaguchi, Hajime Ishihara, Masayuki Miyama, Yoshio Matsuda, Masahiko Yoshimoto: A VGA 30-fps Realtime Optical-Flow Processor Core for Moving Picture Recognition. IEICE Transactions 91-C(4): 457-464 (2008)
	1997
3		Hideaki Yamanaka, Hirotaka Saito, Harofusa Kondoh, Yasuhito Sasaki, Hirotoshi Yamada, Munenori Tsuzuki, Satoshi Nishio, Hiromi Notani, Atsushi Iwabu, Masahiko Ishiwaki, Shigeki Kohama, Yoshio Matsuda, Kazuyoshi Oshima: Scalable Shared-Buffering ATM Switch with a Versatile Searchable Queue. IEEE Journal on Selected Areas in Communications 15(5): 773-784 (1997)
	1994
2		Hirotaka Saito, Hideaki Yamanaka, Hirotoshi Yamada, Munenori Tsuzuki, Harofusa Kondoh, Yoshio Matsuda, Kazuyoshi Oshima: Multicast Function and its LSI Implementation in a Shared Multibuffer ATM Switch. INFOCOM 1994: 315-322
	1989
1		Yoshio Matsuda, Kazutami Arimoto, Masaki Tsukude, Tsukasa Oishi, Kazuyasu Fujishima: A New Array Architecture for Parallel Testing in VLSI Memories. ITC 1989: 322-326

Coauthor Index

1	Kazutami Arimoto	[1]
2	Katsumi Dosaka	[8]
3	Kazuyasu Fujishima	[1]
4	Yuki Fukuyama	[4]
5	Ryota Honda	[9]
6	Ryouichi Inada	[5]
7	Yuusuke Inoie	[5]
8	Hajime Ishihara	[4]
9	Masahiko Ishiwaki	[3]
10	Atsushi Iwabu	[3]
11	Shuhei Iwade	[10]
12	Takafumi Kasuga	[5]
13	Hiroshi Kawaguchi	[4]
14	Shigeki Kohama	[3]
15	Harofusa Kondoh	[2] [3]
16	Takahito Kusumoto	[6] [8] [9]
17	Hiroshi Makino	[9] [10]
18	Junichi Miyakoshi	[4]
19	Masayuki Miyama	[4] [5] [6] [7] [8] [9] [10] [11]
20	Yuichiro Murachi	[4]
21	Shin'ichiro Mutoh	[9] [10]
22	Masashi Nakao	[5]
23	Shunji Nakata	[6] [9] [10]
24	Satoshi Nishio	[3]
25	Hiromi Notani	[3]
26	Daisuke Ogawa	[8]
27	Tsukasa Oishi	[1]
28	Kazuyoshi Oshima	[2] [3]
29	Hirotaka Saito	[2] [3]
30	Yasuhito Sasaki	[3]
31	Hirotsugu Suzuki	[9] [10]
32	Masaki Tsukude	[1]
33	Munenori Tsuzuki	[2] [3]
34	Hirotoshi Yamada	[2] [3]
35	Ryo Yamamoto	[4]
36	Hideaki Yamanaka	[2] [3]
37	Masahiko Yoshimoto	[4]
38	Tsutomu Yoshimura	[10]
39	Yoshiki Yunbe	[7]

Colors in the list of coauthors

Last update Sun Jun 3 16:06:10 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page