| | |
- CSB - MetaPress - Google - Bing - Yahoo
 | 2011 | |
|---|---|---|
| 206 |      | Jan M. Rabaey, Hugo De Man, Mark Horowitz, Takayasu Sakurai, Jack Sun, Dan Dobberpuhl, Kiyoo Itoh, Philippe Magarshack, Asad A. Abidi, Hermann Eul: Beyond the horizon: The next 10x reduction in power - Challenges and solutions. ISSCC 2011: 31 |
| 2010 | ||
| 205 | | R. De Keersmaeker, M. Roukes, D. Antoinadis, Hugo De Man, G. Bourianoff, M. Brillouet, L. Samuelson: Panel session - great challenges in nanoelectronics and impact on academic research: More than Moore or Beyond CMOS? DATE 2010: 1677 |
| 2009 | ||
| 204 | | Geert Van Meerbergen, Marc Moonen, Hugo De Man: Reed-solomon codes implementing a coded single-carrier with cyclic prefix scheme. IEEE Transactions on Communications 57(4): 1031-1038 (2009) |
| 203 | | Jianfeng Liu, Hilde Vanhaute, Marc Moonen, André Bourdoux, Hugo De Man: Efficient computation of symbol statistics from bit a priori information in turbo receivers. IEEE Transactions on Communications 57(7): 1889-1891 (2009) |
| 2007 | ||
| 202 | | Mustafa Badaroglu, Geert Van der Plas, Piet Wambacq, Stéphane Donnay, Georges G. E. Gielen, Hugo De Man: Scalable Gate-Level Models for Power and Timing Analysis. ISCAS 2007: 2938-2941 |
| 201 | | Geert Van Meerbergen, Marc Moonen, Hugo De Man: Filterbank Decompositions for (Non)-Systematic Reed-Solomon Codes With Applications to Soft Decoding. IEEE Transactions on Signal Processing 55(12): 5681-5694 (2007) |
| 2006 | ||
| 200 | | Geert Van Meerbergen, Marc Moonen, Hugo De Man: Reed-Solomon Codes Implementing a Coded OFDM Scheme for Rayleigh Fading Channels. GLOBECOM 2006 |
| 199 | | Mustafa Badaroglu, Geert Van der Plas, Piet Wambacq, Stéphane Donnay, Georges G. E. Gielen, Hugo De Man: SWAN: high-level simulation methodology for digital substrate noise generation. IEEE Trans. VLSI Syst. 14(1): 23-33 (2006) |
| 198 | | Mustafa Badaroglu, Kris Tiri, Geert Van der Plas, Piet Wambacq, Ingrid Verbauwhede, Stéphane Donnay, Georges G. E. Gielen, Hugo De Man: Clock-skew-optimization methodology for substrate-noise reduction with supply-current folding. IEEE Trans. on CAD of Integrated Circuits and Systems 25(6): 1146-1154 (2006) |
| 2005 | ||
| 197 | | Chidamber Kulkarni, C. Ghez, Miguel Miranda, Francky Catthoor, Hugo De Man: Cache Conscious Data Layout Organization for Conflict Miss Reduction in Embedded Multimedia Applications. IEEE Trans. Computers 54(1): 76-81 (2005) |
| 196 | | Mustafa Badaroglu, Piet Wambacq, Geert Van der Plas, Stéphane Donnay, Georges G. E. Gielen, Hugo De Man: Digital ground bounce reduction by supply current shaping and clock frequency Modulation. IEEE Trans. on CAD of Integrated Circuits and Systems 24(1): 65-76 (2005) |
| 195 | | Jan Tubbax, B. Come, Liesbet Van der Perre, Stéphane Donnay, Marc Engels, Hugo De Man, Marc Moonen: Compensation of IQ imbalance and phase noise in OFDM systems. IEEE Transactions on Wireless Communications 4(3): 872-877 (2005) |
| 2004 | ||
| 194 | | Peter Marwedel, Daniel Gajski, Erwin A. de Kock, Hugo De Man, Mariagiovanna Sami, Ingemar Söderquist: Embedded systems education: how to teach the required skills? CODES+ISSS 2004: 254-255 |
| 193 | | Shishpal Rawat, William H. Joyner Jr., John A. Darringer, Daniel Gajski, Pat O. Pistilli, Hugo De Man, Carl Harris, James Solomon: Were the good old days all that good?: EDA then and now. DAC 2004: 543 |
| 192 | | Geert Van der Plas, Mustafa Badaroglu, Gerd Vandersteen, Petr Dobrovolný, Piet Wambacq, Stéphane Donnay, Georges G. E. Gielen, Hugo De Man: High-level simulation of substrate noise in high-ohmic substrates with interconnect and supply effects. DAC 2004: 854-859 |
| 191 | | Mustafa Badaroglu, Piet Wambacq, Geert Van der Plas, Stéphane Donnay, Georges G. E. Gielen, Hugo De Man: Digital Ground Bounce Reduction by Phase Modulation of the Clock. DATE 2004: 88-93 |
| 190 | | Hugo De Man: Connecting E-Dreams to Deep-Submicron Realities. PATMOS 2004: 1 |
| 189 | | Frederik Petré, Geert Leus, Marc Moonen, Hugo De Man: Multicarrier Block-Spread CDMA for Broadband Cellular Downlink. EURASIP J. Adv. Sig. Proc. 2004(10): 1568-1584 (2004) |
| 188 | | Nadia Khaled, Claude Desset, Steven Thoen, Hugo De Man: Spatial-Mode Selection for the Joint Transmit and Receive MMSE Design. EURASIP J. Adv. Sig. Proc. 2004(9): 1199-1211 (2004) |
| 187 | | Jan Tubbax, Liesbet Van der Perre, Marc Engels, Hugo De Man, Marc Moonen: OFDM versus Single Carrier: A Realistic Multi-Antenna Comparison. EURASIP J. Adv. Sig. Proc. 2004(9): 1275-1287 (2004) |
| 186 | | Jan Tubbax, Liesbet Van der Perre, Stéphane Donnay, Marc Engels, Marc Moonen, Hugo De Man: Joint compensation of IQ imbalance, frequency offset and phase noise in OFDM receivers. European Transactions on Telecommunications 15(3): 283-292 (2004) |
| 185 | | Kostas Masselos, Francky Catthoor, Constantinos E. Goutis, Hugo De Man: Combined Application of Data Transfer and Storage Optimizing Transformations and Subword Parallelism Exploitation for Power Consumption and Execution Time Reduction in VLIW Multimedia Processors. VLSI Signal Processing 37(1): 53-73 (2004) |
| 2003 | ||
| 184 | | Bingfeng Mei, Serge Vernalde, Diederik Verkest, Hugo De Man, Rudy Lauwereins: Exploiting Loop-Level Parallelism on Coarse-Grained Reconfigurable Architectures Using Modulo Scheduling. DATE 2003: 10296-10301 |
| 183 | | Wolfgang Eberle, Gerd Vandersteen, Piet Wambacq, Stéphane Donnay, Georges G. E. Gielen, Hugo De Man: Behavioral Modeling and Simulation of a Mixed Analog/Digital Automatic Gain Control Loop in a 5 GHz WLAN Receiver. DATE 2003: 10642-10649 |
| 182 | | Bingfeng Mei, Serge Vernalde, Diederik Verkest, Hugo De Man, Rudy Lauwereins: ADRES: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix. FPL 2003: 61-70 |
| 181 | | Antonis Papanikolaou, Miguel Miranda, Francky Catthoor, Henk Corporaal, Hugo De Man, David De Roest, Michele Stucchi, Karen Maex: Global interconnect trade-off for technology over memory modules to application level: case study. SLIP 2003: 125-132 |
| 180 | | Kostas Masselos, Francky Catthoor, Constantinos E. Goutis, Hugo De Man: Systematic Application of Data Transfer and Storage Optimizing Code Transformations for Power Consumption and Execution Time Reduction in ACROPOLIS: A Pre-Compiler for Multimedia Applications. Design Autom. for Emb. Sys. 8(1): 51-86 (2003) |
| 179 | | Miroslav Cupák, Francky Catthoor, Hugo De Man: Efficient System-Level Functional Verification Methodology for Multimedia Applications. IEEE Design & Test of Computers 20(2): 56-64 (2003) |
| 178 | | Frederik Petré, Geert Leus, Luc Deneire, Marc Engels, Marc Moonen, Hugo De Man: Space-time block coding for single-carrier block transmission DS-CDMA downlink. IEEE Journal on Selected Areas in Communications 21(3): 350-361 (2003) |
| 177 | | Frederik Vermeulen, Francky Catthoor, Lode Nachtergaele, Diederik Verkest, Hugo De Man: Power-efficient flexible processor architecture for embedded applications. IEEE Trans. VLSI Syst. 11(3): 376-385 (2003) |
| 176 | | Manuel Innocent, Piet Wambacq, Stéphane Donnay, Harrie A. C. Tilmans, Willy M. C. Sansen, Hugo De Man: An analytic Volterra-series-based model for a MEMS variable capacitor. IEEE Trans. on CAD of Integrated Circuits and Systems 22(2): 124-131 (2003) |
| 175 | | Steven Thoen, Luc Deneire, Liesbet Van der Perre, Marc Engels, Hugo De Man: Constrained least squares detector for OFDM/SDMA-based wireless networks. IEEE Transactions on Wireless Communications 2(1): 129-140 (2003) |
| 174 | | Hugo De Man: Entwurf von Nanosystemen für Ambient Intelligence (Designing Nano-Scale Systems for the Ambient-Intelligence World). it - Information Technology 45(6): 310-317 (2003) |
| 2002 | ||
| 173 | | Mustafa Badaroglu, Kris Tiri, Stéphane Donnay, Piet Wambacq, Hugo De Man, Ingrid Verbauwhede, Georges G. E. Gielen: Clock tree optimization in synchronous CMOS digital circuits for substrate noise reduction using folding of supply current transients. DAC 2002: 399-404 |
| 172 | | Hugo De Man: On Nanoscale Integration and Gigascale Complexity in the Post.Com World. DATE 2002: 12 |
| 171 | | Yajun Ha, Radovan Hipik, Serge Vernalde, Diederik Verkest, Marc Engels, Rudy Lauwereins, Hugo De Man: Adding Hardware Support to the HotSpot Virtual Machine for Domain Specific Applications. FPL 2002: 1135-1138 |
| 170 | | Antonis Papanikolaou, Miguel Miranda, Francky Catthoor, Henk Corporaal, Hugo De Man, David De Roest, Michele Stucchi, Karen Maex: Interconnect exploration for future wire dominated technologies. SLIP 2002: 105-106 |
| 169 | | Chantal Ykman-Couvreur, J. Lambrecht, A. Van Der Togt, Francky Catthoor, Hugo De Man: System-level exploration of association table implementations in telecom network applications. ACM Trans. Embedded Comput. Syst. 1(1): 106-140 (2002) |
| 168 | | Kostas Masselos, Francky Catthoor, Constantinos E. Goutis, Hugo De Man: A systematic methodology for the application of data transfer and storage optimizing code transformations for power consumption and execution time reduction in realizations of multimedia algorithms on programmable processors. IEEE Trans. VLSI Syst. 10(4): 515-518 (2002) |
| 167 | | Steven Thoen, Liesbet Van der Perre, Marc Engels, Hugo De Man: Adaptive loading for OFDM/SDMA-based wireless networks. IEEE Transactions on Communications 50(11): 1798-1810 (2002) |
| 166 | | Yajun Ha, Serge Vernalde, Patrick Schaumont, Marc Engels, Rudy Lauwereins, Hugo De Man: Building a Virtual Framework for Networked Reconfigurable Hardware and Software Objects. The Journal of Supercomputing 21(2): 131-144 (2002) |
| 2001 | ||
| 165 | | Florin Balasa, Werner Geurts, Francky Catthoor, Hugo De Man: Solving large scale assignment problems in high-level synthesis by approximative quadratic programming. ACM Great Lakes Symposium on VLSI 2001: 19-24 |
| 164 | | Yajun Ha, Geert Vanmeerbeeck, Patrick Schaumont, Serge Vernalde, Marc Engels, Rudy Lauwereins, Hugo De Man: Virtual Java/FPGA interface for networked reconfiguration. ASP-DAC 2001: 558-563 |
| 163 | | Mustafa Badaroglu, Marc van Heijningen, Vincent Gravot, Stéphane Donnay, Hugo De Man, Georges G. E. Gielen, Marc Engels, Ivo Bolsens: High-level simulation of substrate noise generation from large digital circuits with multiple supplies. DATE 2001: 326-330 |
| 162 | | Chidamber Kulkarni, C. Ghez, Miguel Miranda, Francky Catthoor, Hugo De Man: Cache conscious data layout organization for embedded multimedia applications. DATE 2001: 686-693 |
| 161 | | Chun Wong, Paul Marchal, Peng Yang, Francky Catthoor, Hugo De Man, Aggeliki S. Prayati, Nathalie Cossement, Rudy Lauwereins, Diederik Verkest: Task concurrency management methodology summary. DATE 2001: 813 |
| 160 | | Yajun Ha, Bingfeng Mei, Patrick Schaumont, Serge Vernalde, Rudy Lauwereins, Hugo De Man: Development of a Design Framework for Platform-Independent Networked Reconfiguration of Software and Hardware. FPL 2001: 264-274 |
| 159 | | Koen Danckaert, Chidamber Kulkarni, Francky Catthoor, Hugo De Man, Vivek Tiwari: A Systematic Approach for System Bus Load Reduction Applied to Medical Imaging. VLSI Design 2001: 48- |
| 2000 | ||
| 158 | | Koen Danckaert, Francky Catthoor, Hugo De Man: A preprocessing step for global loop transformations for data transfer optimization. CASES 2000: 34-40 |
| 157 | | Frederik Vermeulen, Francky Catthoor, Diederik Verkest, Hugo De Man: Extended design reuse trade-offs in hardware-software architecture mapping. CODES 2000: 103-107 |
| 156 | | Dirk Desmet, Diederik Verkest, Hugo De Man: Operating system based software generation for systems-on-chip. DAC 2000: 396-401 |
| 155 | | Frederik Vermeulen, Francky Catthoor, Hugo De Man, Diederik Verkest: Formalized Three-Layer System-Level Reuse Model and Methodology for Embedded Data-Dominated Applications. DATE 2000: 92-98 |
| 154 | | Hugo De Man: Rethinking Engineering Research and Education for Post-PC Systems-on-a-Chip. EUROMICRO 2000: 1018- |
| 153 | | Aggeliki S. Prayati, Chun Wong, Paul Marchal, Nathalie Cossement, Francky Catthoor, Rudy Lauwereins, Diederik Verkest, Hugo De Man, Alexios N. Birbas: Task Concurrency Management Experiment for Power-Efficient Speed-up of Embedded MPEG4 IM1 Player. ICPP Workshops 2000: 453-460 |
| 152 | | Yajun Ha, Patrick Schaumont, Marc Engels, Serge Vernalde, Freddy Potargent, Luc Rijnders, Hugo De Man: A Hardware Virtual Machine for the Networked Reconfiguration. IEEE International Workshop on Rapid System Prototyping 2000: 194-199 |
| 151 | | Chidamber Kulkarni, Francky Catthoor, Hugo De Man: Advanced Data Layout Optimization for Multimedia Applications. IPDPS Workshops 2000: 186-193 |
| 150 | | Giovanni De Micheli, Tony Correale, Pietro Erratico, Srini Raghvendra, Hugo De Man, Jerry Frankil, Vivek Tiwari: Do our low-power tools have enough horse power? (panel session) (title only). ISLPED 2000: 149 |
| 149 | | Frederik Vermeulen, Lode Nachtergaele, Francky Catthoor, Diederik Verkest, Hugo De Man: Flexible hardware acceleration for multimedia oriented microprocessors. MICRO 2000: 171-177 |
| 148 | | Paul Marchal, Chun Wong, Aggeliki S. Prayati, Nathalie Cossement, Francky Catthoor, Rudy Lauwereins, Diederik Verkest, Hugo De Man: Dynamic Memory Oriented Transformations in the MPEG4 IM1-Player on a Low Power Platform. PACS 2000: 40-50 |
| 147 |  | Koen Danckaert, Francky Catthoor, Hugo De Man: A loop transformation approach for combined parallelization and data transfer and storage optimization. PDPTA 2000 |
| 146 | | Yajun Ha, Serge Vernalde, Patrick Schaumont, Marc Engels, Hugo De Man: Building a Virtual Framework for Networked Reconfigurable Hardware and Software Objects. PDPTA 2000 |
| 145 | | Patrick Vandenameele, Liesbet Van der Perre, Marc Engels, Bert Gyselinckx, Hugo De Man: A combined OFDM/SDMA approach. IEEE Journal on Selected Areas in Communications 18(11): 2312-2321 (2000) |
| 144 | | Frederik Vermeulen, Francky Catthoor, Diederik Verkest, Hugo De Man: Formalized three-layer system-level model and reuse methodology for embedded data-dominated applications. IEEE Trans. VLSI Syst. 8(2): 207-216 (2000) |
| 143 | | Kostas Masselos, Koen Danckaert, Francky Catthoor, Nikolaos D. Zervas, Constantinos E. Goutis, Hugo De Man: A Specification Refinement Methodology for Power Efficient Partitioning of Data-Dominated Algorithms Within Performance Constraints. VLSI Signal Processing 26(3): 291-317 (2000) |
| 1999 | ||
| 142 | | Dirk Desmet, Michiel Esvelt, Prabhat Avasare, Diederik Verkest, Hugo De Man: Timed executable system specification of an ADSL modem using a C++ based design environment: a case study. CODES 1999: 38-42 |
| 141 | | Piet Wambacq, Stéphane Donnay, Hocine Ziad, Marc Engels, Hugo De Man, Ivo Bolsens: A Single-Package Solution for Wireless Transceivers. DATE 1999: 425- |
| 140 | | Kostas Masselos, Koen Danckaert, Francky Catthoor, Constantinos E. Goutis, Hugo De Man: A methodology for power efficient partitioning of data-dominated algorithm specifications within performance constraints. ISLPED 1999: 270-272 |
| 139 | | Chantal Ykman-Couvreur, J. Lambrecht, Diederik Verkest, Francky Catthoor, Hugo De Man: Exploration and Synthesis of Dynamic Data Sets in Telecom Network Applications. ISSS 1999: 85-93 |
| 138 | | Koen Danckaert, Francky Catthoor, Hugo De Man: Platform Independent Data Transfer and Storage Exploration Illustrated on Parallel Cavity Detection Algorithm. PDPTA 1999: 1669-1675 |
| 137 | | Hugo De Man: Design Technology Research and Education for Deep-Submicron Systems of the Next Century. VTS 1999: 8-15 |
| 136 | | Hugo De Man: System-on-Chip Design: Impact on Education and Research. IEEE Design & Test of Computers 16(3): 11-19 (1999) |
| 135 | | Gauthier Lafruit, Francky Catthoor, Jan Cornelis, Hugo De Man: An efficient VLSI architecture for 2-D wavelet image coding with novel image scan. IEEE Trans. VLSI Syst. 7(1): 56-68 (1999) |
| 134 | | Koen Danckaert, Kostas Masselos, Francky Catthoor, Hugo De Man, Constantinos E. Goutis: Strategy for power-efficient design of parallel systems. IEEE Trans. VLSI Syst. 7(2): 258-265 (1999) |
| 133 | | Sven Wuytack, Francky Catthoor, Gjalt G. de Jong, Hugo De Man: Minimizing the required memory bandwidth in VLSI system realizations. IEEE Trans. VLSI Syst. 7(4): 433-441 (1999) |
| 132 | | Erik Brockmeyer, Lode Nachtergaele, Francky Catthoor, Jan Bormans, Hugo De Man: Low Power Memory Storage and Transfer Organization for the MPEG-4 Full Pel Motion Estimation on a Multimedia Processor. IEEE Transactions on Multimedia 1(2): 202-216 (1999) |
| 131 | | Koen Danckaert, Kostas Masselos, Francky Catthoor, Hugo De Man: Strategy for power efficient combined task and data parallelism exploration illustrated on a QSDPCM video codec. Journal of Systems Architecture 45(10): 791-808 (1999) |
| 130 | | Asim Smailagic, Hugo De Man: Guest Editors' Introduction. VLSI Signal Processing 21(3): 183-184 (1999) |
| 129 | | Diederik Verkest, Julio Leao da Silva Jr., Chantal Ykman-Couvreur, Kris Croes, Miguel Miranda, Sven Wuytack, Francky Catthoor, Gjalt G. de Jong, Hugo De Man: Matisse: A System-on-Chip Design Methodology Emphasizing Dynamic Memory Management. VLSI Signal Processing 21(3): 185-194 (1999) |
| 128 | | Chidamber Kulkarni, Dennis Moolenaar, Lode Nachtergaele, Francky Catthoor, Hugo De Man: System-Level Energy-Delay Exploration for Multimedia Applications on Embedded Cores with Hardware Cache. VLSI Signal Processing 22(1): 45-57 (1999) |
| 1998 | ||
| 127 | | Julio Leao da Silva Jr., Chantal Ykman-Couvreur, Miguel Miranda, Kris Croes, Sven Wuytack, Gjalt G. de Jong, Francky Catthoor, Diederik Verkest, Paul Six, Hugo De Man: Efficient System Exploration and Synthesis of Applications with Dynamic Data Storage and Intensive Data Transfer. DAC 1998: 76-81 |
| 126 | | Chidamber Kulkarni, Francky Catthoor, Hugo De Man: Hardware Cache Optimization for Parallel Multimedia Applications. Euro-Par 1998: 923-932 |
| 125 | | Erik Brockmeyer, Francky Catthoor, Jan Bormans, Hugo De Man: Code Transformations for Reduced Data Transfer and Storage in Low Power Realisations of MPEG-4 Full-Pel Motion Estimation. ICIP (3) 1998: 985-989 |
| 124 | | Chidamber Kulkarni, Francky Catthoor, Hugo De Man: Code Transformations for Low Power Caching in Embedded Multimedia Processors. IPPS/SPDP 1998: 292-297 |
| 123 | | Julio Leao da Silva Jr., Francky Catthoor, Diederik Verkest, Hugo De Man: Power exploration for dynamic data types through virtual memory management refinement. ISLPED 1998: 311-316 |
| 122 | | Hugo De Man: Invited Address: Future Systems-on-a-Chip: Impact on Engineering Education. VLSI Design 1998: 572-577 |
| 121 | | Eddy de Greef, Francky Catthoor, Hugo De Man: Program transformation strategies for memory size and power reduction of pseudoregular multimedia subsystems. IEEE Trans. Circuits Syst. Video Techn. 8(6): 719-733 (1998) |
| 120 | | Sven Wuytack, Jean-Philippe Diguet, Francky Catthoor, Hugo De Man: Formalized methodology for data reuse: exploration for low-power hierarchical memory mappings. IEEE Trans. VLSI Syst. 6(4): 529-537 (1998) |
| 119 | | Miguel Miranda, Francky Catthoor, Martin Janssen, Hugo De Man: High-level address optimization and synthesis techniques for data-transfer-intensive applications. IEEE Trans. VLSI Syst. 6(4): 677-686 (1998) |
| 118 | | Zohair Sahraoui, Francky Catthoor, Paul Six, Hugo De Man: Techniques for Reducing the Number of Decisions and Backtracks in Combinational Test Generation. J. Electronic Testing 12(3): 217-238 (1998) |
| 117 | | Francky Catthoor, Martin Janssen, Lode Nachtergaele, Hugo De Man: System-Level Data-Flow Transformation Exploration and Power-Area Trade-offs Demonstrated on Video Codecs. VLSI Signal Processing 18(1): 39-50 (1998) |
| 116 | | Lode Nachtergaele, Dennis Moolenaar, Bart Vanhoof, Francky Catthoor, Hugo De Man: System-Level Power Optimization of Video Codecs on Embedded Cores: A Systematic Approach. VLSI Signal Processing 18(2): 89-109 (1998) |
| 1997 | ||
| 115 | | Eddy de Greef, Francky Catthoor, Hugo De Man: Array Placement for Storage Size Reduction in Embedded Multimedia Systems. ASAP 1997: 66-75 |
| 114 | | Koen Danckaert, Francky Catthoor, Hugo De Man: System level memory optimization for hardware-software co-design. CODES 1997: 55-64 |
| 113 | | Hugo De Man: Education for the Deep Submicron Age: Business as Usual? DAC 1997: 307-312 |
| 112 | | Miguel Miranda, M. Kaspar, Francky Catthoor, Hugo De Man: Architectural exploration and optimization for counter based hardware address generation. ED&TC 1997: 293-298 |
| 111 | | Filip Thoen, J. Van Der Steen, Gjalt G. de Jong, Gert Goossens, Hugo De Man: Multi-thread graph: a system model for real-time embedded software synthesis. ED&TC 1997: 476-481 |
| 110 | | Julio Leao da Silva Jr., Chantal Ykman-Couvreur, Bill Lin, Hugo De Man, Gjalt G. de Jong: A System Design Methodology for Telecommunication Network Applications. Great Lakes Symposium on VLSI 1997: 64-69 |
| 109 | | Jean-Philippe Diguet, Sven Wuytack, Francky Catthoor, Hugo De Man: Formalized methodology for data reuse exploration in hierarchical memory mappings. ISLPED 1997: 30-35 |
| 108 | | Patrick Schaumont, Bart Vanthournout, Ivo Bolsens, Hugo De Man: Synthesis of pipelined DSP accelerators with dynamic scheduling. IEEE Trans. VLSI Syst. 5(1): 59-68 (1997) |
| 107 | | Florin Balasa, Francky Catthoor, Hugo De Man: Practical solutions for counting scalars and dependences in ATOMIUM-a memory management system for multidimensional signal processing. IEEE Trans. on CAD of Integrated Circuits and Systems 16(2): 133-145 (1997) |
| 106 | | Eddy de Greef, Francky Catthoor, Hugo De Man: Memory Size Reduction Through Storage Order Optimization for Embedded Parallel Multimedia Applications. Parallel Computing 23(12): 1811-1837 (1997) |
| 1996 | ||
| 105 | | Bill Lin, Steven Vercauteren, Hugo De Man: Embedded Architecture Co-Synthesis and System Integration. CODES 1996: 2-9 |
| 104 | | Steven Vercauteren, Bill Lin, Hugo De Man: Constructing Application-Specific Heterogeneous Embedded Architectures from Custom HW/SW Applications. DAC 1996: 521-526 |
| 103 | | Steven Vercauteren, Bill Lin, Hugo De Man: A Strategy for Real-Time Kernel Support in Application-Specific HW/SW Embedded Architectures. DAC 1996: 678-683 |
| 102 | | Koen Danckaert, Francky Catthoor, Hugo De Man: System-Level Memory Management for Weakly Parallel Image Processing. Euro-Par, Vol. II 1996: 217-225 |
| 101 | | Sven Wuytack, Francky Catthoor, Lode Nachtergaele, Hugo De Man: Power exploration for data dominated video applications. ISLPED 1996: 359-364 |
| 100 | | Sven Wuytack, Francky Catthoor, Gjalt G. de Jong, Bill Lin, Hugo De Man: Flow Graph Balancing for Minimizing the Required Memory Bandwidth. ISSS 1996: 127-132 |
| 99 | | Miguel Miranda, Francky Catthoor, Martin Janssen, Hugo De Man: ADOPT: Efficient Hardware Address Generation in Distributed Memory Architectures. ISSS 1996: 20-25 |
| 98 | | S. Samel, Bert Gyselinckx, Ivo Bolsens, Hugo De Man: Designing Systems On Silicon: A Digital Spread Spectrum Pager. VLSI Design 1996: 311-312 |
| 97 | | Diederik Verkest, Karl van Rompaey, Ivo Bolsens, Hugo De Man: CoWare - A design environment for heterogeneous hardware/software systems. Design Autom. for Emb. Sys. 1(4): 357-386 (1996) |
| 96 | | Hugo De Man: Submicron design tools: problems and suppliers. IEEE Design & Test of Computers 13(2): 4, 91 (1996) |
| 95 | | Sven Wuytack, Francky Catthoor, Hugo De Man: Transforming set data types to power optimal data structures. IEEE Trans. on CAD of Integrated Circuits and Systems 15(6): 619-629 (1996) |
| 1995 | ||
| 94 | | Zohair Sahraoui, Paul Six, Ivo Bolsens, Hugo De Man: Search space reduction through clustering in test generation. EURO-DAC 1995: 242-247 |
| 93 | | Luc Rijnders, Zohair Sahraoui, Paul Six, Hugo De Man: Timing optimization by bit-level arithmetic transformations. EURO-DAC 1995: 48-53 |
| 92 | | Eddy de Greef, Francky Catthoor, Hugo De Man: Memory organization for video algorithms on programmable signal processors. ICCD 1995: 552-557 |
| 91 | | Sven Wuytack, Francky Catthoor, Hugo De Man: Transforming set data types to power optimal data structures. ISLPD 1995: 51-56 |
| 90 | | H. Samsom, Frank H. M. Franssen, Francky Catthoor, Hugo De Man: System level verification of video and image processing specifications. ISSS 1995: 144-149 |
| 89 | | Filip Thoen, Marco Cornero, Gert Goossens, Hugo De Man: Real-time multi-tasking in software synthesis for information processing systems. ISSS 1995: 48-53 |
| 88 | | Patrick Schaumont, Bart Vanthournout, Ivo Bolsens, Hugo De Man: Synthesis of pipelined DSP accelerators with dynamic scheduling. ISSS 1995: 72-77 |
| 87 | | Filip Thoen, Marco Cornero, Gert Goossens, Hugo De Man: Software Synthesis for Real-Time Information Processing Systems. Workshop on Languages, Compilers, & Tools for Real-Time Systems 1995: 60-69 |
| 86 | | Florin Balasa, Francky Catthoor, Hugo De Man: Background memory area estimation for multidimensional signal processing systems. IEEE Trans. VLSI Syst. 3(2): 157-172 (1995) |
| 85 | | Werner Geurts, Francky Catthoor, Hugo De Man: Quadratic zero-one programming-based synthesis of application-specific data paths. IEEE Trans. on CAD of Integrated Circuits and Systems 14(1): 1-11 (1995) |
| 84 | | Johannes Steensma, Francky Catthoor, Hugo De Man: Partial scan and symbolic test at the register-transfer level. J. Electronic Testing 7(1-2): 7-23 (1995) |
| 83 | | Eddy de Greef, Francky Catthoor, Hugo De Man: Mapping real-time motion estimation type algorithms to memory efficient, programmable multi-processor architectures. Microprocessing and Microprogramming 41(5-6): 409-423 (1995) |
| 82 | | Marc Pauwels, Gert Goossens, Francky Catthoor, Hugo De Man: Formalisation of multi-precision arithmetic for high-level synthesis of DSP architectures. VLSI Signal Processing 11(1-2): 97-112 (1995) |
| 81 | | Gert Goossens, Dirk Lanneer, Marc Pauwels, Francis Depuydt, Koen Schoofs, Augusli Kifli, Marco Cornero, Paolo Petroni, Francky Catthoor, Hugo De Man: Integration of medium-throughput signal processing algorithms on flexible instruction-set architectures. VLSI Signal Processing 9(1-2): 49-65 (1995) |
| 1994 | ||
| 80 | | Eric Verlind, Tilman Kolks, Gjalt G. de Jong, Bill Lin, Hugo De Man: A Time Abstraction Method for Efficient Verification of Communicating Systems. DAC 1994: 609-614 |
| 79 | | Frank H. M. Franssen, Lode Nachtergaele, H. Samsom, Francky Catthoor, Hugo De Man: Control flow optimization for fast system simulation and storage minimization. EDAC-ETC-EUROASIC 1994: 20-24 |
| 78 | | Peter Vanbekbergen, Chantal Ykman-Couvreur, Bill Lin, Hugo De Man: A Generalized Signal Transition Graph Model for Specification of Complex Interfaces. EDAC-ETC-EUROASIC 1994: 378-384 |
| 77 | | Francis Depuydt, Werner Geurts, Gert Goossens, Hugo De Man: Optimal Scheduling and Software Pipelining of Repetitive Signal Flow Graphs with Delay Line Optimization. EDAC-ETC-EUROASIC 1994: 490-494 |
| 76 | | Koen Schoofs, Gert Goossens, Hugo De Man: Signal Type Optimisation in the Design of Time-Multiplexed DSP Architectures. EDAC-ETC-EUROASIC 1994: 502-506 |
| 75 | | Florin Balasa, Francky Catthoor, Hugo De Man: Dataflow-driven memory allocation for multi-dimensional signal processing systems. ICCAD 1994: 31-34 |
| 74 | | Mark Genoe, Luc J. M. Claesen, Hugo De Man: A Parallel Method for Functional Verification of Medium and High Throughput DSP Synthesis. ICCD 1994: 460-463 |
| 73 | | Rudy J. van de Plassche, Bob Adams, Gerson A. S. Machado, Gabor C. Temes, Hugo De Man: ASP 12: Forum - Analog Electronics - a European Speciality? ISCAS 1994: 705-710 |
| 72 | | Catia M. Angelo, Luc J. M. Claesen, Hugo De Man: Reasoning About a Class of Linear Systems of Equations in HOL. TPHOLs 1994: 33-48 |
| 71 | | Diederik Verkest, Luc J. M. Claesen, Hugo De Man: A Proof of the Nonrestoring Division Algorithm and its Implementation on an ALU. Formal Methods in System Design 4(1): 5-31 (1994) |
| 70 | | Catia M. Angelo, Luc J. M. Claesen, Hugo De Man: Modeling Multi-rate DSP Specification Semantics for Formal Transformational Design in HOL. Formal Methods in System Design 5(1/2): 61-94 (1994) |
| 69 | | Jos van Sas, Francky Catthoor, Hugo De Man: Cellular automata based deterministic self-test strategies for programmable data paths. IEEE Trans. on CAD of Integrated Circuits and Systems 13(7): 940-949 (1994) |
| 68 | | Francis Depuydt, Gert Goossens, Hugo De Man: Scheduling with register constraints for DSP architectures. Integration 18(1): 95-120 (1994) |
| 67 | | Jos van Sas, Chay Nowé, Didier Pollet, Francky Catthoor, Paul Vanoostende, Hugo De Man: Design of a C-testable booth multiplier using a realistic fault model. J. Electronic Testing 5(1): 29-41 (1994) |
| 66 | | Florin Balasa, Frank H. M. Franssen, Francky Catthoor, Hugo De Man: Transformation of Nested Loops with Modulo Indexing to Affine Recurrences. Parallel Processing Letters 4: 271-280 (1994) |
| 65 | | Peter Vanbekbergen, Bill Lin, Gert Goossens, Hugo De Man: A generalized state assignment theory for transformations on signal transition graphs. VLSI Signal Processing 7(1-2): 101-115 (1994) |
| 1993 | ||
| 64 | | Catia M. Angelo, Luc J. M. Claesen, Hugo De Man: Degrees of Formality in Shallow Embedding Hardware Description Languages in HOL. HUG 1993: 89-100 |
| 63 | | Werner Geurts, Francky Catthoor, Hugo De Man: Quadratic zero-one programming based synthesis of application specific data paths. ICCAD 1993: 522-525 |
| 62 | | Tilman Kolks, Bill Lin, Hugo De Man: Sizing and verification of communication buffers for communicating processes. ICCAD 1993: 660-664 |
| 61 | | Florin Balasa, Francky Catthoor, Hugo De Man: Exact evaluation of memory size for multi-dimensional signal processing systems. ICCAD 1993: 669-672 |
| 60 | | Bill Lin, Hugo De Man: Low-Power Driven Technology Mapping under Timing Constraints. ICCD 1993: 421-427 |
| 59 | | Johannes Steensma, Francky Catthoor, Hugo De Man: Partial Scan at the Register-Transfer Level. ITC 1993: 488-497 |
| 58 | | Catia M. Angelo, Diederik Verkest, Luc J. M. Claesen, Hugo De Man: On the Comparison of HOL and Boyer-Moore for Formal Hardware Verification. Formal Methods in System Design 2(1): 45-72 (1993) |
| 57 | | Jos van Sas, Francky Catthoor, Hugo De Man: Test Algorithms for Double-Buffered Random Access and Pointer-Addressed Memories. IEEE Design & Test of Computers 10(2): 34-44 (1993) |
| 56 | | Frank H. M. Franssen, Florin Balasa, Michaël F. X. B. van Swaaij, Francky Catthoor, Hugo De Man: Modeling multidimensional data and control flow. IEEE Trans. VLSI Syst. 1(3): 319-327 (1993) |
| 55 | | Johannes Steensma, Werner Geurts, Francky Catthoor, Hugo De Man: Testability analysis in high level data path synthesis. J. Electronic Testing 4(1): 43-56 (1993) |
| 54 | | Toon Gijbels, Francky Catthoor, Luc Van Eycken, André Oosterlinck, Hugo De Man: An application-specific architecture for the RBN-coder with efficient memory organization. VLSI Signal Processing 5(2-3): 221-235 (1993) |
| 1992 | ||
| 53 | | Werner Geurts, Francky Catthoor, Hugo De Man: Time Constrained Allocation and Assignment Techniques for High Throughput Signal Processing. DAC 1992: 124-127 |
| 52 | | Diederik Verkest, Luc J. M. Claesen, Hugo De Man: A Proof of the Non-Restoring Division Algorithm and its Implementation on the Cathedral-II ALU. Designing Correct Circuits 1992: 173-192 |
| 51 | | Peter Vanbekbergen, Bill Lin, Gert Goossens, Hugo De Man: A generalized state assignment theory for transformation on signal transition graphs. ICCAD 1992: 112-117 |
| 50 | | Karl van Rompaey, Ivo Bolsens, Hugo De Man: Just in Time Scheduling. ICCD 1992: 295-300 |
| 49 | | P. Johannes, Luc J. M. Claesen, Hugo De Man: Performance Through Hierarchy in Static Timing Verification. IFIP Congress (1) 1992: 703-709 |
| 48 | | Jos van Sas, Francky Catthoor, Hugo De Man: Optimized BIST Strategies for Programmable Data Paths Based on Cellular Automata. ITC 1992: 110-119 |
| 47 | | Evagelos Katsadas, Zohair Sahraoui, M. Wouters, Veerle Derudder, Ivo Bolsens, Paul Six, Hugo De Man: Regular Module Generation or Standard Cells: Two Alternative Implementations of a Library of Functional Building Blocks. Synthesis for Control Dominated Circuits 1992: 167-181 |
| 46 | | Augusli Kifli, R. De Wulf, J. Zegers, Gert Goossens, Paul Six, Hugo De Man: Flag/Condition Handling and Branch Assignment for Large Microcoded Controllers. Synthesis for Control Dominated Circuits 1992: 61-71 |
| 45 | | Diederik Verkest, J. Vandenbergh, Luc J. M. Claesen, Hugo De Man: A Description Methodology for Parameterized Modules in the Boyer-Moore Logic. TPCD 1992: 37-57 |
| 44 | | Catia M. Angelo, Luc J. M. Claesen, Hugo De Man: The Formal Semantics Definition of a Multi-Rate DSP Specification Language in HOL. TPHOLs 1992: 375-394 |
| 43 | | Peter Vanbekbergen, Gert Goossens, Francky Catthoor, Hugo De Man: Optimized synthesis of asynchronous control circuits from graph-theoretic specifications. IEEE Trans. on CAD of Integrated Circuits and Systems 11(11): 1426-1438 (1992) |
| 42 | | Stefaan Note, Francky Catthoor, Gert Goossens, Hugo De Man: Combined hardware selection and pipelining in high-performance data-path design. IEEE Trans. on CAD of Integrated Circuits and Systems 11(4): 413-423 (1992) |
| 41 | | Michaël F. X. B. van Swaaij, Francky Catthoor, Hugo De Man: Nonlinear transformations for high level regular array ASIC synthesis. VLSI Signal Processing 4(4): 259-268 (1992) |
| 1991 | ||
| 40 | | Francky Catthoor, M. Van Swaalj, Jan Rosseel, Hugo De Man: Array design methodologies for real-time signal processing in the CATHEDRAL-IV synthesis environment. Algorithms and Parallel VLSI Architectures 1991: 211-222 |
| 39 | | M. Van Swaalj, Francky Catthoor, Hugo De Man: Signal analysis and signal transformations for ASIC regular array architecture synthesis. Algorithms and Parallel VLSI Architectures 1991: 223-232 |
| 38 | | Stefaan Note, Werner Geurts, Francky Catthoor, Hugo De Man: Cathedral-III: Architecture-Driven High-level Synthesis for High Throughput DSP Applications. DAC 1991: 597-602 |
| 37 | | J. Vanhoof, Ivo Bolsens, Hugo De Man: Compiling Multi-Dimensional Data Streams into Distributed DSP ASIC Memory. ICCAD 1991: 272-275 |
| 36 | | Francis Depuydt, Gert Goossens, Hugo De Man: Clustering Techniques for Register Optimization During Scheduling Preprocessing. ICCAD 1991: 280-283 |
| 35 | | Mark Genoe, Luc J. M. Claesen, Eric Verlind, Frank Proesmans, Hugo De Man: Illustration of the SFG-Tracing Multi-Level Behavioral Verification Methodology, by the Correctness Proof of a High to Low Level Synthesis Application in CATHEDRAL-II. ICCD 1991: 338-341 |
| 34 | | Catia M. Angelo, Diederik Verkest, Luc J. M. Claesen, Hugo De Man: Formal Hardware Verification in HOL and in Boyer-Moore: A Comparative Analysis. TPHOLs 1991: 340-347 |
| 33 | | W. Ploegaerts, Luc J. M. Claesen, Hugo De Man: Defining Recursive Functions in HOL. TPHOLs 1991: 358-366 |
| 32 | | Werner Geurts, Stefaan Note, Francky Catthoor, Hugo De Man: Partitioning-Based Allocation of Dedicated Data-Paths in the Architectural Synthesis for High Throughput Applications. VLSI 1991: 193-202 |
| 31 | | Paul Vanoostende, Paul Six, Hugo De Man: DARSI: RC data reduction [VLSI simulation]. IEEE Trans. on CAD of Integrated Circuits and Systems 10(4): 493-500 (1991) |
| 30 | | Michaël F. X. B. van Swaaij, Jan Rosseel, Francky Catthoor, Hugo De Man: Synthesis of ASIC regular arrays for real-time image processing systems. VLSI Signal Processing 3(3): 183-192 (1991) |
| 29 | | Ingrid Verbauwhede, Francky Catthoor, Joos Vandewalle, Hugo De Man: In-place memory management of algebraic algorithms on application specific ICs. VLSI Signal Processing 3(3): 193-200 (1991) |
| 1990 | ||
| 28 | | H. Cai, Stefaan Note, Paul Six, Hugo De Man: A Data Path Layout Assembler for High Performance DSP Circuits. DAC 1990: 306-311 |
| 27 | | Patrick Odent, Luc J. M. Claesen, Hugo De Man: A combined waveform relaxation: waveform relaxation newton algorithm for efficient parallel circuit simulation. EURO-DAC 1990: 244-248 |
| 26 | | Dirk Lanneer, Francky Catthoor, Gert Goossens, Marc Pauwels, Jef L. van Meerbergen, Hugo De Man: Open-ended system for high-level synthesis of flexible signal processors. EURO-DAC 1990: 272-276 |
| 25 | | J. P. Schupp, Johan Cockx, Luc J. M. Claesen, Hugo De Man: SPI: an open interface integrating highly interactive electronic CAD tools. EURO-DAC 1990: 492-495 |
| 24 | | P. Johannes, P. Das, Luc J. M. Claesen, Hugo De Man: SLOCOP-II: a versatile timing verification system for MOSVLSI. EURO-DAC 1990: 518-523 |
| 23 | | J. Zegers, Paul Six, Jan M. Rabaey, Hugo De Man: CGE: automatic generation of controllers in the CATHEDRAL-II silicon compiler. EURO-DAC 1990: 617-621 |
| 22 | | Diederik Verkest, Luc J. M. Claesen, Hugo De Man: Correctness proofs of parameterized hardware modules in the CATHEDRAL-II synthesis environment. EURO-DAC 1990: 62-66 |
| 21 | | Peter Vanbekbergen, Francky Catthoor, Gert Goossens, Hugo De Man: Optimized Synthesis of Asynchronous Control Circuits from Graph-Theoretic Specifications. ICCAD 1990: 184-187 |
| 20 | | Jos van Sas, Francky Catthoor, Hugo De Man: Cellular automata based self-test for programmable data paths. ITC 1990: 769-778 |
| 19 | | Chen-Yi Lee, Francky Catthoor, Hugo De Man: Efficient VLSI Architectures for a High-Performance Digital Image Communication System. IEEE Journal on Selected Areas in Communications 8(8): 1481-1491 (1990) |
| 18 | | Patrick Odent, Luc J. M. Claesen, Hugo De Man: Acceleration of relaxation-based circuit simulation using a multiprocessor system. IEEE Trans. on CAD of Integrated Circuits and Systems 9(10): 1063-1072 (1990) |
| 17 | | Jacques Benkoski, E. Vanden Meersch, Luc J. M. Claesen, Hugo De Man: Timing verification using statically sensitizable paths. IEEE Trans. on CAD of Integrated Circuits and Systems 9(10): 10723-10784 (1990) |
| 16 | | Gert Goossens, Jan M. Rabaey, Joos Vandewalle, Hugo De Man: An efficient microcode compiler for application specific DSP processors. IEEE Trans. on CAD of Integrated Circuits and Systems 9(9): 925-937 (1990) |
| 15 | | Michaël F. X. B. van Swaaij, Francky Catthoor, Hugo De Man: Deriving ASIC architectures for the Hough transform. Parallel Computing 16(1): 113-121 (1990) |
| 14 | | Jef L. van Meerbergen, Jos Huisken, Paul E. R. Lippens, O. McArdle, R. Segers, Gert Goossens, J. Vanhoof, Dirk Lanneer, Francky Catthoor, Hugo De Man: An integrated automatic design system for complex DSP algorithms. VLSI Signal Processing 1(4): 265-278 (1990) |
| 13 | | Francky Catthoor, Dirk Lanneer, Hugo De Man: Efficient microcoded processor design for fixed rate DFT and FFT. VLSI Signal Processing 1(4): 287-306 (1990) |
| 1989 | ||
| 12 | | Patrick Odent, Luc J. M. Claesen, Hugo De Man: Feedback Loops and Large Subcircuits in the Multiprocessor Implementation of a Relaxation Based Circuit Simulator. DAC 1989: 25-30 |
| 11 | | Ivo Bolsens, W. De Rammelaere, Luc J. M. Claesen, Hugo De Man: Electrical Debugging of Synchronous MOS VLSI Circuits Exploiting Analysis of the Intended Logic Behaviour. DAC 1989: 513-518 |
| 10 | | S. Perremans, Luc J. M. Claesen, Hugo De Man: Static Timing Analysis of Dynamically Sensitizable Paths. DAC 1989: 568-573 |
| 9 | | I. Vandeweerd, Kris Croes, Luc Rijnders, Paul Six, Hugo De Man: REDUSA: Module Generation by Automatic Elimination of Superfluous Blocks in Regular Structures. DAC 1989: 694-697 |
| 8 | | Gert Goossens, Joos Vandewalle, Hugo De Man: Loop Optimization in Register-Transfer Scheduling for DSP-Systems. DAC 1989: 826-831 |
| 7 | | Hugo De Man: Behavioral Interactive Silicon Compilation for Real Time Synchronous Algorithms. IFIP Congress 1989: 380 |
| 6 | | I. Vandeweerd, Kris Croes, Luc Rijnders, Paul Six, Hugo De Man: REDUSA: module generation by automatic elimination of superfluous blocks in regular structures. IEEE Trans. on CAD of Integrated Circuits and Systems 8(9): 989-998 (1989) |
| 1987 | ||
| 5 | | Ingrid Verbauwhede, Frank Hoornaert, Joos Vandewalle, Hugo De Man: Security Considerations in the Design and Implementation of a new DES chip. EUROCRYPT 1987: 287-300 |
| 4 | | Dundar Dumlugol, Patrick Odent, Johan Cockx, Hugo De Man: Switch-Electrical Segmented Waveform Relaxation for Digital MOS VLSI and Its Acceleration on Parallel Computers. IEEE Trans. on CAD of Integrated Circuits and Systems 6(6): 992-1005 (1987) |
| 1986 | ||
| 3 | | Paul Six, Luc J. M. Claesen, Jan M. Rabaey, Hugo De Man: An intelligent module generator environment. DAC 1986: 730-735 |
| 1985 | ||
| 2 | | Hugo De Man, Ivo Bolsens, E. Vanden Meersch, Johan Van Cleynenbreugel: DIALOG: An Expert Debugging System for MOSVLSI Design. IEEE Trans. on CAD of Integrated Circuits and Systems 4(3): 303-311 (1985) |
| 1983 | ||
| 1 | | Dundar Dumlugol, Hugo De Man, Piet Stevens, Guido G. Schrooten: Local Relaxation Algorithms for Event-Driven Simulation of MOS Networks Including Assignable Delay Modeling. IEEE Trans. on CAD of Integrated Circuits and Systems 2(3): 193-202 (1983) |
Colors in the list of coauthors
Last update Sun Jun 3 16:06:10 2012 CET by the DBLP Team —
Data released under the ODC-BY 1.0 license — See also our legal information page