Mehrdad Majzoobi

	2011
10		Mehrdad Majzoobi, Farinaz Koushanfar, Srinivas Devadas: FPGA-Based True Random Number Generation Using Circuit Metastability with Adaptive Feedback Control. CHES 2011: 17-32
9		Eva L. Dyer, Mehrdad Majzoobi, Farinaz Koushanfar: Hybrid modeling of non-stationary process variations. DAC 2011: 194-199
8		Mehrdad Majzoobi, Golsa Ghiaasi, Farinaz Koushanfar, Sani R. Nassif: Ultra-low power current-based PUF. ISCAS 2011: 2071-2074
7		Mehrdad Majzoobi, Farinaz Koushanfar: Time-Bounded Authentication of FPGAs. IEEE Transactions on Information Forensics and Security 6(3-2): 1123-1135 (2011)
	2010
6		Mehrdad Majzoobi, Eva L. Dyer, Ahmed Elnably, Farinaz Koushanfar: Rapid FPGA delay characterization using clock synthesis and sparse sampling. ITC 2010: 457-466
5		Mehrdad Majzoobi, Ahmed Elnably, Farinaz Koushanfar: FPGA Time-Bounded Unclonable Authentication. Information Hiding 2010: 1-16
4		Farinaz Koushanfar, Mehrdad Majzoobi, Miodrag Potkonjak: Nonparametric combinatorial regression for shape constrained modeling. IEEE Transactions on Signal Processing 58(2): 626-637 (2010)
	2009
3		Mehrdad Majzoobi, Farinaz Koushanfar, Miodrag Potkonjak: Techniques for Design and Implementation of Secure Reconfigurable PUFs. TRETS 2(1): (2009)
	2008
2		Mehrdad Majzoobi, Farinaz Koushanfar, Miodrag Potkonjak: Lightweight secure PUFs. ICCAD 2008: 670-673
1		Mehrdad Majzoobi, Farinaz Koushanfar, Miodrag Potkonjak: Testing Techniques for Hardware Security. ITC 2008: 1-10

Coauthor Index

1	Srinivas Devadas	[10]
2	Eva L. Dyer	[6] [9]
3	Ahmed Elnably	[5] [6]
4	Golsa Ghiaasi	[8]
5	Farinaz Koushanfar	[1] [2] [3] [4] [5] [6] [7] [8] [9] [10]
6	Sani R. Nassif	[8]
7	Miodrag Potkonjak	[1] [2] [3] [4]

Last update Sun Jun 3 16:06:10 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page