Shien-Chun Luo

	2010
3		Shien-Chun Luo, Lih-Yih Chiou: A Sub-200-mV Voltage-Scalable SRAM With Tolerance of Access Failure by Self-Activated Bitline Sensing. IEEE Trans. on Circuits and Systems 57-II(6): 440-445 (2010)
	2009
2		Lih-Yih Chiou, Shien-Chun Luo: Energy-Efficient Dual-Edge-Triggered Level Converting Flip Flops With Symmetry in Setup Times and Insensitivity to Output Parasitics. IEEE Trans. VLSI Syst. 17(11): 1659-1663 (2009)
	2007
1		Lih-Yih Chiou, Shien-Chun Luo: An Energy-Efficient Dual-Edge Triggered Level-Converting Flip-Flop. ISCAS 2007: 1157-1160

Coauthor Index

1

Lih-Yih Chiou

[1] [2] [3]

Last update Sun Jun 3 16:06:10 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page