Feiyin Lu

	2005
1		Yanzhuo Tan, Yinhe Han, Xiaowei Li, Feiyin Lu, Yuchuan Chen: Validation analysis and test flow optimization of VLSI chip. ISCAS (6) 2005: 5666-5669

Coauthor Index

1	Yuchuan Chen	[1]
2	Yinhe Han	[1]
3	Xiaowei Li	[1]
4	Yanzhuo Tan	[1]

Last update Sun Jun 3 16:06:10 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page