![]() | ![]() |
| 1994 | ||
|---|---|---|
| 1 | James B. Kuo, K. W. Su, J. H. Lou: A BiCMOS Dynamic Multiplier Using Wallace Tree Reduction Architecture and 1.5V Full-Swing BiCMOS Dynamic Logic Circuit. ISCAS 1994: 323-326 | |
| 1 | James B. Kuo | [1] |
| 2 | K. W. Su | [1] |
Data released under the ODC-BY 1.0 license — See also our legal information page