 | 2012 |
|---|
| 10 |       | Ahmed Shahein,
Qiang Zhang,
Niklas Lotze,
Yiannos Manoli:
A Novel Hybrid Monotonic Local Search Algorithm for FIR Filter Coefficients Optimization.
IEEE Trans. on Circuits and Systems 59-I(3): 616-627 (2012) |
| 9 | | Niklas Lotze,
Yiannos Manoli:
A 62 mV 0.13 µ m CMOS Standard-Cell-Based Design Technique Using Schmitt-Trigger Logic.
J. Solid-State Circuits 47(1): 47-60 (2012) |
| 2011 |
|---|
| 8 | | Niklas Lotze,
Yiannos Manoli:
A 62mV 0.13μm CMOS standard-cell-based design technique using schmitt-trigger logic.
ISSCC 2011: 340-342 |
| 7 | | Ruimin Huang,
Chip-Hong Chang,
Mathias Faust,
Niklas Lotze,
Yiannos Manoli:
Sign-Extension Avoidance and Word-Length Optimization by Positive-Offset Representation for FIR Filter Design.
IEEE Trans. on Circuits and Systems 58-II(12): 916-920 (2011) |
| 2010 |
|---|
| 6 | | Niklas Lotze,
Jacob Göppert,
Yiannos Manoli:
Timing modeling for digital sub-threshold circuits.
DATE 2010: 299-302 |
| 5 | | Ruimin Huang,
Niklas Lotze,
Markus Becker,
Yiannos Manoli:
A multiplierless structure for direct digital IF signal synthesis.
ISCAS 2010: 2530-2533 |
| 4 | | Ahmed Shahein,
Mohamed Afifi,
Markus Becker,
Niklas Lotze,
Yiannos Manoli:
A Power-Efficient Tunable Narrow-Band Digital Front End for Bandpass Sigma-Delta ADCs in Digital FM Receivers.
IEEE Trans. on Circuits and Systems 57-II(11): 883-887 (2010) |
| 2008 |
|---|
| 3 | | Ruimin Huang,
Niklas Lotze,
Yiannos Manoli:
On Design a High Speed Sigma Delta DAC Modulator for a Digital Communication Transceiver on Chip.
DSD 2008: 53-60 |
| 2 | | Niklas Lotze,
Maurits Ortmanns,
Yiannos Manoli:
Variability of flip-flop timing at sub-threshold voltages.
ISLPED 2008: 221-224 |
| 2007 |
|---|
| 1 | | Niklas Lotze,
Maurits Ortmanns,
Yiannos Manoli:
A Study on self-timed asynchronous subthreshold logic.
ICCD 2007: 533-540 |
Data released under the ODC-BY 1.0 license — See also our legal information page