Te-Jung Lo

	2005
1		Jen-Shiun Chiang, Chih-Hsien Hsia, Hsin-Jung Chen, Te-Jung Lo: VLSI architecture of low memory and high speed 2D lifting-based discrete wavelet transform for JPEG2000 applications. ISCAS (5) 2005: 4554-4557

Coauthor Index

1	Hsin-Jung Chen	[1]
2	Jen-Shiun Chiang	[1]
3	Chih-Hsien Hsia	[1]

Last update Sun Jun 3 16:06:10 2012 CET by the DBLP Team — Data released under the ODC-BY 1.0 license — See also our legal information page